

(AN AUTONOMOUS INSTITUTION)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

CURRICULUM & SYLLABI

(Regulations 2023)

M.Tech - VLSI and Embedded Systems



(AN AUTONOMOUS INSTITUTION)

M.TECH. VLSI AND EMBEDDED SYSTEMS

(Regulations-2023)

CURRICULUM & SYLLABI

Semester	Approval from Statutory Bodies
Lond II	Passed in 6th BoS Meeting held on July 21, 2023
I and II	Approved in 6th Academic Council Meeting held on August 22, 2023
III and IV	Passed in 7th BoS Meeting held on February 29, 2024
III and IV	Approved in 6th Academic Council Meeting held on August 22, 2023

VISION AND MISSION OF THE INSTITUTE

VISION

To be globally recognized for excellence in quality education, innovation, and research for the transformation of lives to serve the society.

MISSION

M1: Quality To provide comprehensive academic system that amalgamates the Education cutting edge-technologies with best practices To foster value-based research and innovation in collaboration with M2: Research and industries and institutions globally for creating intellectuals with new Innovation avenues M3: Employability To inculcate the employability and entrepreneurial skills through value and Entrepreneurship and skill-based training To instil deep sense of human values by blending societal righteousness M4: Ethical Values with academic professionalism for the growth of society

VISION AND MISSION OF THE DEPARTMENT

VISION

Facilitate academic excellence and research among Electronics and Communication Engineers to meet the Global needs with high competence and ethical professionalism

MISSION

M1: Academic Excellence	To impart learning skills to meet the global challenges in the field of Electronics and Communication Engineering						
M2: Research and Innovation	To provide excellence in research and innovation through multidisciplinary specialization						
M3: Employability and Entrepreneurship	To enhance inter and intrapersonal skills among students to make them employable and entrepreneurs						
M4: Ethics	To inculcate the significance of human values and professional skills to serve the society						

PROGRAMME OUTCOMES (POs)

PO1: Exploration of Research:

An ability to independently carry out research/investigation and development work to solve practical problems.

PO2: Technical Skill:

An ability to write and present a substantial technical report/document.

PO3: Expertise in Academics:

Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program.

PO4: Scholarship of Knowledge:

Acquire in-depth knowledge of specific discipline or professional area, including wider and global perspective, with an ability to discriminate, evaluate, analyze and synthesize existing and new knowledge, and integration of the same for enhancement of knowledge.

PO5: Usage of Modern Tools:

Create, select, learn and apply appropriate techniques, resources, and modern engineering and IT tools, including prediction and modelling, to complex engineering activities with an understanding of the limitations.

PO6: Ethical Practices and Social Responsibility:

Acquire professional and intellectual integrity, professional code of conduct, ethics of research and scholarship, consideration of the impact of research outcomes on professional practices and an understanding of responsibility to contribute to the community for sustainable development of society.

PROGRAM EDUCATIONAL OBCTIVES (PEOs)

PEO1: Technical Knowledge

To develop intellectual combination of technology with modern electronics and communication systems through well-built technical acquaintance

PEO2: Leadership Skill

To endure changes and challenges in the areas of Electronics and Communication Engineering with good leadership skills.

Dr. P. Raja, Chairman - Bos

PEO3: Research and Development

To identify the requisite of the nation, industry and come out with innovative solutions to maintain a sustainable position

PEO4: Professional Behavior

To promote competitive graduates global wise in Electronics and Communication Engineering

PROGRAM SPECIFIC OUTCOMES (PSOs)

PSO1: Domain Knowledge

Ability to understand the concepts in Electronics and Communication Engineering and to apply to different fields, such as Consumer Electronics, Communications, Signal Processing, etc.

PSO2: Embedded System Design

Ability to design a system based on the technical knowledge gained for embedded applications in electronics and communications engineering.

PSO3: Professional Competency

Ability to select cutting-edge engineering hardware and software tools to solve complex problems in Electronics and Communication Engineering

STRUCTURE FOR POSTGRADUATE ENGINEERING PROGRAM

S.No	Category	Credits
1	Humanities and Social Sciences including Management courses	6
2	Basic Science courses	3
4	Professional core courses	25
5	Professional Elective courses	18
6	Project work, and internship	20
7	Ability Enhancement Courses	
	Total Credits	72

SCHEME OF CREDIT DISTRIBUTION - SUMMARY

C No	Catamami		lits pe	r Sem	ester	Total avadita	
S. No	Category	I	II	III	IV	Total credits	
1	1 Humanities and Social Sciences including Management courses		2			6	
2	2 Basic Science courses					3	
4	4 Professional Core courses		14			25	
5	Professional Elective courses	3	6	9		18	
6	Project work and internship			8	12	20	
7	7 Ability Enhancement Courses*						
	Total Credits			17	12	72	

^{*} AEC is not included for CGPA calculation

SEMESTER-I

CL No.	Course	Course Title	Cotosoni	Pe	Periods		Oue dite	Max. Marks		
SI. No.	Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theory										
1	P23MAT102	Applied Mathematics for VLSI	BS	2	2	0	3	40	60	100
2	P23VET101	Electronic Design Automation Tools	PC	3	0	0	3	40	60	100
3	P23VET102	FPGA Based System Design	PC	3	0	0	3	40	60	100
4	P23VET103	VLSI Design Techniques	PC	3	0	0	3	40	60	100
5	P23HSTC01	Research Methodology and IPR	HS	2	0	0	2	40	60	100
6	P23VEE1XX	Professional Elective - I	PE	3	0	0	3	40	60	100
Practica	al									
7	P23VEP101	VLSI Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC02	Technical Report Writing and Seminar	HS	0	0	4	2	100	0	100
Ability E	Ability Enhancement Course									
9	P23VEC1XX	Certification Course - I	AEC	0	0	4	-	100	-	100
10	P23ACT10X	Audit Course - I	AEC	2	0	0	-	100	-	100
							21	590	410	1000

SEMESTER-II

CI No	Course Code	ourse Code Course Title	Cotogoni	Р	erio	ds	Cradita	Max. Marks		
SI. NO.	Course Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theory										
1	P23VETC01	Advanced Digital System Design	PC	3	0	0	3	40	60	100
2	P23VETC02	Embedded Processors	PC	3	0	0	3	40	60	100
3	P23VETC03	Embedded System Design	PC	3	0	0	3	40	60	100
4	P23VET204	Low Power Digital VLSI Design	PC	3	0	0	3	40	60	100
5	P23VEE2XX	Professional Elective - II	PE	3	0	0	3	40	60	100
6	P23VEE2XX	Professional Elective - III	PE	3	0	0	3	40	60	100
Practic	al									
7	P23VEP202	Embedded System Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC03	Seminar on ICT a hands-on approach	HS	0	0	4	2	100	0	100
Ability	Ability Enhancement Course									
10	P23VEC2XX	Certification Course – II	AEC	0	0	4	-	100	-	100
11	P23ACT20X	Audit Course - II	AEC	2	0	0	-	100	-	100
Total							22	590	410	1000

SEMESTER-III

SI.		on Ondo		Periods			o !!:	Max. Marks		ks
No.	Course Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theory	У									
1	P23VEE3XX	Professional Elective - IV	PE	3	0	0	3	40	60	100
2	P23VEE3XX	Professional Elective - V	ofessional Elective - V PE 3 0 0 3		3	40	60	100		
3	P23VEE3XX	Professional Elective - VI	PE	3	0	0	3	40	60	100
Projec	ct Work									
4	P23VEW301	Project Phase - I	PA	0	0	12	6	50	50	100
5	P23VEW302	Internship	PA	0	0	0	2	100	0	100
Ability	Ability Enhancement Course									
6	6 P23VEC301 NPTEL/SWAYAM/MOOC AEC 0 0 0		0	-	100	0	100			
	Total							370	230	600

SEMESTER-IV

	Course Code			Periods				Max. Marks		
SI. No.		Course Title	Category	Г	Т	P Credits		CAM	ESM	Total
Project	Project Work									
1	P23VEW403	Project Phase - II	PA	0	0	24	12	50	50	100
	Total						12	50	50	100

^{*} Professional Elective Courses are to be selected from the list given in Annexure I # Ability Enhancement Courses are to be selected from the list given in Annexure II

BS - Basic Science

HS - Humanity Science

PC - Professional Core

PE - Professional Elective

PA - Project Work

C - Common Course

AEC - Audit Course

AEC - Ability Enhancement Course

Credit Distribution

Semester- I	Semester - II	Semester - III	Semester - IV	Total
21	22	17	12	72

Total number of credits required to complete M. Tech - VLSI AND Embedded Systems:

72 credits



^{**} Audit Courses are to be selected from the list given in Annexure III

Annexure – I

PROFESSIONAL ELECTIVE COURSES

Profess	sional Elective -l	(Offered in Semester I)
SI. No.	Course Code	Course Title
1	P23VEE101	Principles of ASIC Design
2	P23VEE102	VLSI Architecture
3	P23VEE103	Physical Design of VLSI
4	P23VEE104	Real Time Systems
5	P23VEE105	Analog IC Design
Profess	ional Elective - I	I (Offered in Semester II)
SI. No	Course Code	Course Title
1	P23VEEC01	Design of Analog and Mixed VLSI Circuits
2	P23VEEC02	Internet of Things and its Implementation
3	P23VEE206	Modeling and Synthesis with Verilog HDL
4	P23VEE207	Advanced Embedded System
5	P23VEE208	Distributed Embedded Computing
Profess	ional Elective -II	I (Offered in Semester II)
SI. No	Course Code	Course Title
1	P23VEEC03	System-on-Chip Design
2	P23VEE209	DSP Processor Architecture and Programming
3	P23VEE210	Design for Verification Using UVM
4	P23VEE211	Testing and Fault Diagnosis of VLSI Circuits
5	P23VEE212	Soft Computing
Profess	ional Elective-IV	(Offered in Semester III)
SI. No	Course Code	Course Title
1	P23VEEC04	Real Time Operating System
2	P23VEEC05	Cloud computing and Distributed System
3	P23VEE313	VLSI Signal Processing
4	P23VEE314	High Speed Digital Design
5	P23VEE315	Nanoelectronics
		(Offered in Semester III)
SI. No	Course Code	Course Title
1	P23VEEC06	Edge Computing
2	P23VEE316	CAD for VLSI Circuits
3	P23VEE317	Advanced Image Processing
4	P23VEE318	Hardware Software Co-Design
5	P23VEE319	Micro-Electromechanical Systems
		(Offered in Semester III)
SI. No	Course Code	Course Title
1	P23VEE320	Smart Technologies for Pervasive Computing
2	P23VEE321	Robotics and Automation
3	P23VEE322	Semiconductor Devices and Modeling
4	P23VEE323	VLSI for Wireless Communication
5	P23VEE324	RISC Processor Architecture and Programming



Annexure – II

ABILITY ENHANCEMENT COURSES

SI. No.	Course Code	Course Title
1	P23ECCX01	Adobe Photoshop
2	P23ECCX02	Adobe Animate
3	P23ECCX03	Adobe Dreamweaver
4	P23ECCX04	Adobe After Effects
5	P23ECCX05	Adobe Illustrator
6	P23ECCX06	Adobe InDesign
7	P23ECCX07	Autodesk AutoCAD -ACU
8	P23ECCX08	Autodesk Inventor - ACU
9	P23ECCX09	Autodesk Revit - ACU
10	P23ECCX10	Autodesk Fusion 360 - ACU
11	P23ECCX11	Autodesk 3ds Max - ACU
12	P23ECCX12	Autodesk Maya - ACU
13	P23ECCX13	Cloud Security Foundations
14	P23ECCX14	Cloud Computing Architecture
15	P23ECCX15	Cloud Foundation
16	P23ECCX16	Cloud Practitioner
17	P23ECCX17	Cloud Solution Architect
18	P23ECCX18	Data Engineering
19	P23ECCX19	Machine Learning Foundation
20	P23ECCX20	Robotic Process Automation / Medical Robotics
21	P23ECCX21	Advance Programming Using C
22	P23ECCX22	Advance Programming Using C ++
23	P23ECCX23	C Programming
24	P23ECCX24	C++ Programming
25	P23ECCX25	CCNP Enterprise: Advanced Routing
26	P23ECCX26	CCNP Enterprise: Core Networking
27	P23ECCX27	Cisco Certified Network Associate - Level 2

28	P23ECCX28	Cisco Certified Network Associate- Level 1
29	P23ECCX29	Cisco Certified Network Associate- Level 3
30	P23ECCX30	Fundamentals Of Internet of Things
31	P23ECCX31	Python Programming
32	P23ECCX32	Java Script Programming
33	P23ECCX33	NGD Linux Essentials
34	P23ECCX34	NGD Linux I
35	P23ECCX35	NGD Linux II
36	P23ECCX36	Advance Java Programming
37	P23ECCX37	Android Programming / Android Medical App Development
38	P23ECCX38	Angular JS
39	P23ECCX39	Catia
40	P23ECCX40	Communication Skills for Business
41	P23ECCX41	Coral Draw
42	P23ECCX42	Data Science Using R
43	P23ECCX43	Digital Marketing
44	P23ECCX44	Embedded System Using C
45	P23ECCX45	Embedded System with IOT / Arduino
46	P23ECCX46	English For IT
47	P23ECCX47	Plaxis
48	P23ECCX48	Sketch Up
49	P23ECCX49	Financial Planning, Banking and Investment Management
50	P23ECCX50	Foundation Of Stock Market Investing
51	P23ECCX51	Machine Learning / Machine Learning for Medical Diagnosis
52	P23ECCX52	IOT Using Python
53	P23ECCX53	Creo (Modelling & Simulation)
54	P23ECCX54	Soft Skills, Verbal, Aptitude
55	P23ECCX55	Software Testing
56	P23ECCX56	MX-Road
57	P23ECCX57	CLO 3D
58	P23ECCX58	Solid works
·		

	Т	
59	P23ECCX59	Staad Pro
60	P23ECCX60	Total Station
61	P23ECCX61	Hydraulic Automation
62	P23ECCX62	Industrial Automation
63	P23ECCX63	Pneumatics Automation
64	P23ECCX64	Agile Methodologies
65	P23ECCX65	Block Chain
66	P23ECCX66	Devops
67	P23ECCX67	Artificial Intelligence
68	P23ECCX68	Cloud Computing
69	P23ECCX69	Computational Thinking
70	P23ECCX70	Cyber Security
71	P23ECCX71	Data Analytics
72	P23ECCX72	Databases
73	P23ECCX73	Java Programming
74	P23ECCX74	Networking
75	P23ECCX75	Internet Of Things / Solar and Smart Energy System with IoT
76	P23ECCX76	Web Application Development (HTML, CSS, JS)
77	P23ECCX77	Network Security
78	P23ECCX78	MATLAB
79	P23ECCX79	Azure Fundamentals
80	P23ECCX80	Azure AI (AI-900)
81	P23ECCX81	Azure Data (DP -900)
82	P23ECCX82	Microsoft 365 Fundamentals (SS-900)
83	P23ECCX83	Microsoft Security, Compliance and Identity (SC-900)
84	P23XXCX84	Microsoft Power Platform (PI-900)
85	P23XXCX85	Microsoft Dynamics Fundamentals 365 - CRM
86	P23XXCX86	Microsoft Excel
87	P23XXCX87	Microsoft Excel Expert
88	P23XXCX88	Securities Market Foundation
89	P23XXCX89	Derivatives Equinity
	·	

90	P23XXCX90	Research Analyst
91	P23XXCX91	Portfolio Management Services
92	P23XXCX92	Cyber Security
93	P23XXCX93	Cloud Security
94	P23XXCX94	PMI - Ready
95	P23XXCX95	Tally - GST & TDS
96	P23XXCX96	Advance Tally
97	P23XXCX97	Associate Artist
98	P23XXCX98	Certified Unity Programming
99	P23XXCX99	VR Development

66*Any one course to be selected from the list

Annexure - III

AUDIT COURSES

SI. No.	Course Code	Course Title
1	P23ACTX01	English for Research Paper Writing
2	P23ACTX02	Disaster Management
3	P23ACTX03	Sanskrit for Technical Knowledge
4	P23ACTX04	Value Education
5	P23ACTX05	Constitution of India
6	P23ACTX06	Pedagogy Studies
7	P23ACTX07	Stress Management by Yoga
8	P23ACTX08	Personality Development Through Life Enlightenment Skills
9	P23ACTX09	Unnat Bharat Abhiyan

SEMESTER - I

SI.	Course		_	F	Period	s	its	Ma	ax. Maı	rks
No.	Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
The	Theory									
1	P23MAT102	Applied Mathematics for VLSI	BS	2	2	0	3	40	60	100
2	P23VET101	Electronic Design Automation Tools	PC	3	0	0	3	40	60	100
3	P23VET102	FPGA Based System Design	PC	3	0	0	3	40	60	100
4	P23VET103	VLSI Design Techniques	PC	3	0	0	3	40	60	100
5	P23HSTC01	Research Methodology and IPR	HS	2	0	0	2	40	60	100
6	P23VEE1XX	Professional Elective - I	PE	3	0	0	3	40	60	100
Pra	ctical									
7	P23VEP101	VLSI Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC01	Technical Report Writing and Seminar	HS	0	0	4	2	100	-	100
Abi	ility Enhancer	ment Course								
9	P23ECC1XX	Certification Course – I	AEC	0	0	4	-	100	-	100
10	P23ACT10X	Audit Course - I	AEC	2	0	0	-	100	-	100
		Total					21	590	410	1000

Department		Mathematics		F	Prograi	mme: M .	Tech. – V	LSI & ES)	
Semester		I	(Course	Categ BS	jory:	End Sen	nester Ex TE	am Type:	
Course Code		P23MAT102	Per	iods/W	/eek	Credit	Max	ximum M	larks	
Course Code		F 23WIATTU2	L	Т	Р	С	CAM	ESE	TM	
Course Name	Арр	lied Mathematics for VLSI	2	2	-	3	40	60	100	
	On compl	etion of the course, the studer	nts will	be abl	e to				Mapping nest Level)	
	CO1 Exp	ain language of graphs and tree	S						K2	
Course	Donne and apply various algorithms in graph theory									
Outcome		K3								
	CO4 App	y mathematical skills to model o	ptimizat	ion pro	blems				K3	
	CO5 App	y graph algorithm and Boolean f	function	s to so	lve rea	l time pro	oblems		K3	
UNIT-I	Basics of	Graph Theory						Per	iods: 12	
Hamilton graph	and its prop	or graphs – Subgraphs – Ope perties- Planar graphs- Network trees – Rooted trees – Matrix re	s and th	ne max	kimum	flow - N	•	1	CO1	
UNIT-II	Graph Alo	jorithm						Per	iods: 12	
Kruskal and Pi	rim's algoritl	of graphs – Basic graph algorith nm - Shortest path algorithms ially ordered sets, properties of	– Dijsk	tra's a	Igorith	m – DF	S and BF	S	CO2	
UNIT-III	Boolean A	Algebra						Per	iods: 12	
	•	Subalgebra, Direct Product ar ation of Boolean Functions, Des						5,	СОЗ	
UNIT-IV	Optimizat	ion Techniques						Per	iods: 12	
Linear Program problems- Assig	•	mulation of LPP – Graphical me lems.	ethods -	Simpl	ex me	thod- Tra	ansportatio	n	CO4	
UNIT-V	Instructio	nal Activities						Per	iods: 12	
Applications of problems and A		nctions - Practical applications or	of Basic	graph	algorit	hms, Tra	nsportatio	n	CO5	
Lecture Peri	iods: 60	Tutorial Periods: -	Pract	ical P	eriods	: -	Total	Periods	: 60	
Reference Boo	.ke				•••••					

Reference Books

- 1. Tremblley. J.P and Manohar. R, "Discrete Mathematics Structures with Application to Computer Science", Mc Graw Hill Book Company, 2017
- 2. Narsingh Deo, "Graph Theory: With Application to Engineering and Computer Science", PHI, 2014.
- 3. Kanti Swarup, Man Mohan, P.K. Gupta, "Operations Research", Sultan Chand & Sons, 2014
- 4. Edgar G. Goodaire & Michael M. Parameter, "Discrete Mathematics with Graph Theory", 3rd edition, Pearson Education, 2018.

Web References

- 1. http://www.nptel.ac.in
- 2. http://www.personal.psu.edu/cxg286/Math485.pdf
- 3. http://poincare.matf.bg.ac.rs/~zarkom/Book_Shaums_BooleanAlgebraMendelson.pdf
- 4. https://lecturenotes.in/subject/2/applied-mathematics-1-m-1

^{*} TE - Theory Exam, LE - Lab Exam



M.Tech. – VLSI and Embedded Systems



COs/POs/PSOs Mapping

CO2		Pro	ogram Out		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	-	2	-	-	1	-	-
2	2	-	-	2	-	-	1	-	-
3	2	-	-	2	-	-	1	-	-
4	2	-	-	2	-	-	1	-	-
5	2	-	-	2	2	-	1	-	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accomment		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	AT 2 Model Exam Assignment* At		Attendance	(ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	

^{**}Assignment to be given from Unit-5

Department	Electronics and Communication Engineering		Prog	ıramme	e: M.T e	ch V	LSI & E	ES	
Semester	I	Cou	rse Ca PC		: End s		er Exar TE	n Type	
		Pe	riods/\		Credit	·	imum N	/larks	
Course Code	P23VET101	L	T	Р	С	CAM	ESE	TM	
Course Name	Electronic Design Automation Tools	3	0	0	3	40	60	100	
		_					BT M	lapping	
	On completion of the course, the students will							st Leve	
	CO1 Understand Functional design and verificat	ion m	odels.					K3	
Course	CO2 Synthesize circuits using HDL codes.						K3		
Outcome	CO3 Design circuits, IC design flow using PSPIC							K3	
	CO4 Design Mixed signal design flow for integra		K3						
	CO5 Implement Microelectronics design using (EDA) tools.		K4						
Unit-I	Simulation Using HDL						Peri	ods: 9	
	pes of Simulation, Logic Systems, Working of Logic Timing Analysis, Formal Verification, Switch-Lev					•	С	O 1	
Unit-II	Synthesis Using HDL						Peri	ods: 9	
•	ogic Synthesis, VHDL and Logic Synthesis, Mem lesis, Performance-Driven Synthesis.	ory S	Synthes	sis, FS	M Syn	thesis,	С	O2	
CAD Tools for	Simulation and Synthesis: Modelsim and Leonardo	Spe	ctrum						
Unit-III	Circuit Design and Simulation Using PSPICE						Periods: 9		
•	s for Transistors, A/D & D/A Sample and Hold C s, Design and Analysis of Analog and Digital Circuit		-		igital S	System	С	О3	
Unit-IV	An Overview of Mixed Signal VLSI Design						Peri	ods: 9	
	of Analog and Digital Simulation, Mixed Signodeling, Integration to CAD Environments.	gnal	Simula	ator C	onfigur	ations,	С	O4	
Unit-V	Instructional Activities						Peri	ods: 9	
	delay models using digital logic circuits- FSM Syn it- Mixed signal simulation environment setup	thesis	s- Sim	ulation	of Tra	nsistor	С	O5	
Lecture Po	eriods: 45 Tutorial Periods: -	Pra	ctical	Period	s: -	Total	Period	s: 45	
 J.Bhask M.H.Ra 	ks tar, "A Verilog Primer", BSP, 2003. tar, "A Verilog HDL Synthesis", BSP, 2003. shid, "SPICE FOR Circuits and ElectronicsUsing mith, "Application-Specific Integrated Circuits",(19)					entice I	⊣all.		
Veb Reference		,			-				
1. https://n 2. https://o 3. https://w CS1004	ptel.ac.in/courses/106105083 Inlinecourses.swayam2.ac.in/aic20_sp59/preview Inlinecourses.swayam2.ac.in/aic20_sp59/preview	_		tion-vid	leo-lec	urecs	e		

4. https://cosmolearning.org/courses/electronic-design-automation-544/
* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

COs		Pro	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	2	1	2	-	1	3	2	-
2	2	2	1	2	-	1	3	2	-
3	2	2	1	2	-	1	3	2	-
4	2	2	1	2	-	1	3	2	-
5	2	2	1	2	2	1	3	2	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accomment		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	

^{**}Assignment to be given from Unit-5

Department	Elec	etronics and Communication Engineering		Prog	ramme	: M.Tec	h. – VL	SI & E	S
Semester		I		PC	tegory:	End S	Semeste T	er Exam E	т Туре
Course Code		P23VET102	Pe	riods/V	/eek	Credit		mum N	·r
			L	Т	Р	С	CAM	ESE	TM
Course Name		FPGA Based System Design	3	0	0	3	40	60	100
	On c	completion of the course, the students will	l be ab	ole to				T Mapp ghest L	
	CO1	Describe the various basic modules of FPG						K2	
Course Outcome	CO2	Relate the technology mapping with FPGA						K3	
Outcome	CO3	Discuss the routing concepts of FPGA						K3	
	CO4	Classify the various FPGA architectures						K4	
	CO5	Synthesize various multipliers & filters						K4	
Unit-I	FPG	A Architecture						Period	s: 9
		concepts, Digital design and FPGAs. FPGA tecture, FPGA Fabrics, Circuit design of FPG						CO1	
Unit-II	Tech	nnology Mapping for FPGAs						Period	s: 9
	of high	n level synthesis, Logic synthesis, Logic cable technology mapping, Timing analysis,						CO2	
Unit-III	Rout	ting for FPGAs						Period	s: 9
Experimental	proced	Strategy for routing in FPGAs, Routing for dure Logic block architecture, Logic block k selection, Experimental procedure, Logic b	funct	ionality	vs a	rea and		CO3	
Unit-IV	Arch	itecture of FPGAs						Period	s: 9
Study of Xilinx of Xilinx & Alte		series FPGAs, Architecture of Altera cyclon	e FPG	A serie	es. Con	nparison		CO4	
Unit-V	Instr	uctional Activities						Period	s: 9
Synthesis of mapping of I/C		er and digital filters in FPGA and analyse	the FF	PGA a	rchitect	ure and		CO5	
Lecture Pe	riods:	45 Tutorial Periods: - Prac	ctical	Period	s: -	To	otal Per	iods: 4	! 5
Reference Bo	oks								
•		FPGA based system design, Prentice Hall, 2							
•		Modern VLSI design, System on Chip design							
	_	r, Edr, Field Programmable Gate Array techr , "FPGA Prototyping by VHDL / Verilog Exam						1, 2009	
4. Pong l		, I FOA Flototyping by VHDL/ Verling Exam	ihies	vviiey i	นมเรา	∪ 1, ∠∪∪0			
		m.ac.in							
•	•	n.org/doi/book/10.5555/983326							
		academia.edu/31100712/FPGA-Based_Syste	em De	sign V	Vayne	Wolf S/	Ample I	book	
		nla.gov.au/work/38674264	•	J	,		ı · · ·		
		E Joh Evom							

^{*} TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

0001.	00,1000								
COs		Pro	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
PO1	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	-	1	3	3	-
2	2	-	3	3	-	1	3	3	-
3	2	-	3	3	-	1	3	3	-
4	2	-	3	3	-	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accomment		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	(ESE) Marks	Marks			
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

			PC						
	D23VET103	Pe	riods/W	/eek	Credit	Ma	ximum M	arks	
	F23VE1103	L	T	Р	С	CAM	BT Map (Highest I K3 K3 K3 K4 Period CO2 Period CO3 Period CO4 Period CO5 eriods: 45	TM	
	VLSI Design Techniques	3	-	-	3	40	60	100	
On co	ompletion of the course, the students wi	ill be ab	le to						
CO1		transisto	rs with	its sma	III signal				
CO2		static a	nd dyna	amic CN	MOS logic		K3	1	
CO3	capacitors.						K3		
CO4	Design combinational and sequential circ distribution	uits in V	LSI and	d under	stand its c	lock	K3		
CO5	Code the combinational and sequential c	ircuits in	Verilo		K4				
MOS	Transistor Theory and Process Technol	logy					Perio	ds: 9	
		_	•		Second o	order	СО	1	
Inver	ters and Logic Gates						Perio	ds: 9	
uffers,	Driving large capacitance loads, CMOS lo					- 1	CO	2	
Circu	it Characterization and Performance Es	timatior	1				Periods: 9		
	·		g char	acterist	ics, trans	istor	CO	3	
VLSI	System Components, Circuits and Design	gn					Perio	ds: 9	
Carry I	ook ahead adders, High-speed adders, M	Multiplie	rs. Phy	sical de	esign – D	elay	CO	4	
Instru	uctional Activities						Perio	ds: 9	
		or Struc	tural, [Data flo	w, Behav	ioral	CO	5	
iods: 4	45 Tutorial Periods: - Pr	actical	Period	s: -	Т	otal Pe	riods: 45		
2000. Jyemur alnitkar D Plun g", Prer	ra "Introduction to VLSI Circuits and Systen , "Verilog HDL", Pearson Education, 2nd E nmer, Michael D. Deal, Peter B.Griffin,	ns", Johi dition, 2	n Wiley 004	&Sons	, Inc., 200	2.			
es									
	CO1 CO2 CO3 CO4 CO5 MOS MOS tranodels Inver MOS Inver MO	On completion of the course, the students with Co1 Demonstrate the characteristics of MOS parameters CO2 Draw stick diagram and design circuits in Estimate the VLSI circuit performance ba capacitors. CO3 Design combinational and sequential circuits in distribution CO5 Code the combinational and sequential circuits in distribution CO5 Code the combinational and sequential circuits in distribution MOS Transistor Theory and Process Technol MOS transistors, Threshold voltage- Body effect models and small signal AC characteristics. Basic of the complete in the complet	VLSI Design Techniques On completion of the course, the students will be ab Demonstrate the characteristics of MOS transistor parameters CO2 Draw stick diagram and design circuits in static at Estimate the VLSI circuit performance based on reapacitors. CO3 Estimate the VLSI circuit performance based on reapacitors. CO4 Design combinational and sequential circuits in V distribution CO5 Code the combinational and sequential circuits in V distribution MOS Transistor Theory and Process Technology MOS transistors, Threshold voltage- Body effect- Design and small signal AC characteristics. Basic CMOS to Inverters and Logic Gates MOS Inverters, stick diagram, Inverter ratio, DC and transituffers, Driving large capacitance loads, CMOS logic struesign, dynamic CMOS design Circuit Characterization and Performance Estimation timation, Capacitance estimation, Inductance, switchin issipation and design margining. Charge sharing. Scaling VLSI System Components, Circuits and Design Decoders, comparators, priority encoders, Shift registers. Carry look ahead adders, High-speed adders, Multiplier is talk, floor planning, power distribution. Clock distribution instructional Activities Overview of digital design with Verilog HDL for Structivare Description Tiods: 45 Tutorial Periods: - Practical obs. Weste and Kamran Eshraghian, Principles of CMOS 2000. Jyemura "Introduction to VLSI Circuits and Systems", John alnitkar, "Verilog HDL", Pearson Education, 2nd Edition, 2nd Delummer, Michael D. Deal, Peter B.Griffin, "Silicon ", Prentice Hall India, 2009	P23VET103 VLSI Design Techniques On completion of the course, the students will be able to Demonstrate the characteristics of MOS transistors with parameters CO2 Draw stick diagram and design circuits in static and dyna Estimate the VLSI circuit performance based on resistor capacitors. Design combinational and sequential circuits in VLSI and distribution CO5 Code the combinational and sequential circuits in Verilog MOS Transistor Theory and Process Technology MOS transistors, Threshold voltage- Body effect- Design equal and small signal AC characteristics. Basic CMOS technological linverters and Logic Gates MOS Inverters, stick diagram, Inverter ratio, DC and transient characterist, Driving large capacitance loads, CMOS logic structures, esign, dynamic CMOS design Circuit Characterization and Performance Estimation Cimation, Capacitance estimation, Inductance, switching characteristic hand design margining. Charge sharing. Scaling VLSI System Components, Circuits and Design Decoders, comparators, priority encoders, Shift registers. Arithm Carry look ahead adders, High-speed adders, Multipliers. Physis talk, floor planning, power distribution. Clock distribution. Basic Instructional Activities Overview of digital design with Verilog HDL for Structural, Evaluation and Carry look and Carry l	P23VET103 VLSI Design Techniques On completion of the course, the students will be able to CO1 Demonstrate the characteristics of MOS transistors with its smaparameters CO2 Draw stick diagram and design circuits in static and dynamic CN capacitors. Design combinational and sequential circuits in VLSI and under distribution CO5 CO6 Tode the combinational and sequential circuits in VLSI and under distribution CO5 CO6 Transistor Theory and Process Technology MOS transistors, Threshold voltage- Body effect- Design equations-nodels and small signal AC characteristics. Basic CMOS technology Inverters and Logic Gates COS Inverters, stick diagram, Inverter ratio, DC and transient characteristicifiers, Driving large capacitance loads, CMOS logic structures, Transiers, Driving large capacitance, Shift registers. Arithmetic circurry look ahead adders, High-speed adders, Multipliers. Physical distalk, floor planning, power distribution. Clock distribution. Basics of CM Instructional Activities Oreview of digital design with Verilog HDL for Structural, Data flowers beaching and Kamran Eshraghian, Principles of CMOS VLSI Design 2000. Uyemura "Introduction to VLSI	P23VET103 Periods/West Credit	P23VET103 Periods/Week	P23VET103 Periods/Week Credit Maximum M.	

Electronics and Communication Engineering

ı

Department

Semester



http://web.ewu.edu
 http://ic.sjtu.edu
 http://nptel.iitm.ac.in

Programme: M.Tech. - VLSI & ES

End Semester Exam Type: TE

Course Category:

4. http://ee.ncu.edu.tw/~jfli/vlsi21/lecture/ch01.pdf

COs/POs/PSOs Mapping

CO2	•	Pro	ogram Out	comes (PC	Os)		Program Specific Outcomes (P					
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3			
1	2	-	3	3	-	1	3	3	-			
2	2	-	3	3	-	1	3	3	-			
3	2	-	3	3	-	1	3	3	-			
4	2	-	3	3	-	1	3	3	-			
5	2	2	3	3	2	1	3	3	-			

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Accessment		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

Dr. P. Raja, Chairman - Bos

^{*} TE – Theory Exam, LE – Lab Exam

Department	Elec	tronic	s and Communication Engineerir	ng	Prog	ramme	M.Tech	. – VL S	SI & ES	
Semester			l	Cou	rse Cat	egory:	End S		er Exam TE	ı Type:
				Pe	riods/W	'eek	Credit	·•	rimum N	Marks
Course Code			P23HSTC01	L	Т	Р	С	CAM	ESE	TM
Course Name		Res	earch Methodology and IPR	3	0	0	3	40	60	100
	*		Common to all the M.Tech (ECE and	VLSI &	ES)				
	On c	omple	tion of the course, the students v	vill be ab	le to					apping st Level)
	CO1	Form	ulate research problem							(2
Course	CO2	Carry	out research analysis						k	(2
Outcome	СОЗ	Follov	v research ethics						k	(2
	CO4	tomor	ribe today's world is controlled by C row world will beruled by ideas, con				chnology	/, but		(2
	CO5	Interp	ret IPR and filing patents in R & D						k	(3
Unit-I	Roso	arch P	Problem Formulation						Dor:	ods: 9
	<u> </u>						(ren	ous. J
research probl	em, eri of inve	rors in e estigati	em- Sources of research probler selecting a research problem, scop on of solutions for research strumentations	e and obj	ectives	of resea	arch prob	olem.	C	01
Unit-II	Litera	ature F	Review						Peri	ods: 9
Effective litera	ture stu	ıdies a _l	oproaches, analysis, plagiarism, an	d researc	h ethics				C	O2
Unit-III	Tech	nical v	vriting / Presentation						Peri	ods: 9
		_	how to write report, paper, develonation and assessment by a review	. •		propos	sal, form	at of	C	О3
Unit-IV	Intro	ductio	n to Intellectual Property Rights	(IPR)					Peri	ods: 9
Development:	techno	ological	erty: Patents, Designs, Trade and research, innovation, patenting, Intellectual Property. Procedure f	developm	ent. In	ernatio	nal Scer	nario:	C	O 4
Unit-V	Instr	uction	al Activities						Peri	ods: 9
•			of research problems- Development rights infringement	nt of a re	source	propos	al- Liter	ature	C	O5
Lecture Pe	eriods:	45	Tutorial Periods: -	Practical	Period	ls: -	7	otal P	eriods:	45
Reference Boo	ks						<u>I</u>			
students 2. Wayne 2001	s'" Ken Godda	wyn Pu rd and	Wayne Goddard, "Research metl ıblisher, 1996 Stuart Melville, "Research Methodo	ology: An	Introduc	ction"2 nd	d edition,	Lansd	owne p	ublisher
Edition,	2018		Garg, New Age International, F			lology:	Methods	and o	Technic	ues 4th

4. Halbert, "Resisting Intellectual Property", Taylor & Francis Ltd, 2007. **Web References**

- 1. https://www.scribd.com/document/427419672/Research-Methodology-and-lpr
- 2. https://www.isical.ac.in/~palash/research-methodology/RM-lec9.pdf



COs/POs/PSOs Mapping

CO-		Pre	ogram Out	comes (PC	Os)		Program S	pecific Outcon	nes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	2	1	1	2	1	1	-	-
2	3	2	1	1	2	1	1	-	-
3	3	2	1	1	2	1	1	-	-
4	3	2	1	1	2	1	1	-	-
5	3	2	1	1	2	1	1	-	-

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Assassment		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

^{**}Assignment to be given from Unit-5

^{3.} https://www.wipo.int/edocs/pubdocs/en/intproperty/958/wipo_pub_958_3.pdf

^{4.} https://lecturenotes.in/m/21513-research-methodology-

^{*} TE – Theory Exam, LE – Lab Exam

Department	Electronics and Communication Engineering		Programme: M.Tech. – VLSI & ES						
Semester	I	Coui	se Ca PC	tegory:	End S	_	ter Exam Typ LE		
Course Code	P23VEP101	Pe	riods/\	Veek	Credit	Max	kimum N	Marks	
Course Code	P23VEP101	L	Т	Р	С	CAM	er Exam	TM	
Course Name	VLSI Design Laboratory	0	0	4	2	50	50	100	

	On c	ompletion of the course, the students will be able to	BT Level
	CO1	Design and simulate combinational circuits in Verilog HDL	K4
Course	CO2	Design and simulate sequential circuits in Verilog HDL	K4
Outcome	CO3	Design and simulate VLSI circuits using spice tool	K4
	CO4	Interface FPGA with PC for I/O interfacing	K5
	CO5	Implement combinational and sequential circuits using FPGA/CPLD	K5

List of Lab Experiments

- Design and simulate combinational circuits using VHDL/Verilog HDL in Gate level, behavior level and generate test vectors
 - Adder, subtractor
 - Code converter
 - Decoder
 - Encoder
 - Multiplexer
 - Demultiplexer
 - Multiplier
 - Divider
- Design and simulate sequential circuits using VHDL/Verilog HDL in Gate level, behavior level and generate test vectors
 - Flip-flops
 - Shift registers (SISO, SIPO, PISO, PIPO)
 - Synchronous counter
 - Asynchronous counter
 - Mod counter
 - Sequence generator
 - Sequence detector
 - Ring and Johnson counter
- 3. Simulation of NMOS and CMOS circuits using SPICE.
- 4. FPGA/CPLD real time programming and I/O interfacing.
- 5. Implementation of combinational circuit in FPGA/CPLD
- 6. Implementation of sequential circuit in FPGA/CPLD

Reference Books:

- Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, "Digital Integrated Circuits A Design Perspective", Prentice Hall of India, 2012.
- 2. James D Plummer, Michael D. Deal, Peter B.Griffin, "Silicon VLSI Technology: fundamentals practice and Modeling", Prentice Hall India, 2009.
- 3. Thomas, D. E., Philip.R. Moorby "The Verilog Hardware Description Language",2nd edition, Kluwer Academic Publishers,2002.
- 4. DebaPrasad Das, VLSI Design", Oxford University Press, 2012.





Web References:

- 1. http://www.stem-edu.com/wp-content/uploads/2017/02/Rabaey-Digital-Integrated-Circuits-AsignPerspective-2nd-Edition.pdf
- 2. http://nptel.iitm.ac.in
- 3. http://ee.ncu.edu.tw/~jfli/vlsi21/lecture/ch01.pdf
- 4. https://www.tutorialspoint.com/vlsi_design/vlsi_design_digital_system.htm

COs/POs/PSOs Mapping

60-		Pro	ogram Out	comes (P	Os)		Program S	pecific Outcon	nes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
CO1	2	1	3	1	-	1	3	3	-
CO2	2	1	3	1	-	1	3	3	-
CO3	2	1	3	1	-	1	3	3	-
CO4	2	1	3	1	-	1	3	3	-
CO5	2	1	3	1	-	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment Conduction of practical work viva Examination (ESE) Marks								
Assessment	Performance in	n practical c	lasses		Attondonos	Examination	Total Marks	
			viva		Attendance	(ESE) Marks		
Marks	15	5	5	15	10	50	100	

^{*} TE - Theory Exam, LE - Lab Exam

Department	Elec	tronics and Communication Engineering									
Semester		I	Course Category: HS				End Semester Exam T LE		am Type		
Course Code		D22HCDC04	Periods/Week C			Credit	Max	ximum M	arks		
Course Code		P23HSPC01	L	Т	Р	С	CAM	ESE	TM		
Course Name	Т	echnical Seminar and Report Writing	0	0	4	2	50	50	100		
		Common to all the M.Tech (E	CE an	d VLS	1 & ES	3)			<u>.</u>		
	On c	On completion of the course, the students will be able to									
	CO1	Select a subject, narrowing the subject into a topic							2		
Course	CO2	Explain objective and collect the relevant bibliography							2		
Outcome	СОЗ	Describe the papers and understand the author's contributions and critically analyzing each paper							3		
	CO4	Prepare a working outline and linking the p	apers	and pr	eparir	ng a dra	ft of the p	aper	2		
	CO5	Prepare conclusions based on the reading of all the papers, Writing the Final Paper, and giving final Presentation						3			

Activity	Instructions	Submission week	Evaluation
Selection of area of interest and Topic	select an area of interest, topic and state an objective	2 nd week	3 % Based on clarity of thought, current relevance and clarity in writing
Stating an Object	tive		
Collecting Information about area & topic	 List 1 Special Interest Groups or professional society List 2 journals List 2 conferences, symposia or workshops List 1 thesis title List 3 web presences (mailing lists, forums, news sites) List 3 authors who publish regularly in your area Attach a call for papers (CFP) from your area. 	3 rd week	3% (The selected information must be area specific and of international and national standard)
Collection of Journal papers in the topic in the context of the objective – collect 20 & then filter	 Provide a complete list of references you will be using- Based on your objective -Search various digital libraries and Google Scholar When picking papers to read - try to: Pick papers that are related to each other in some ways and/or that are in the same field so that you can write a meaningful survey out of them. Favour papers from well-known journals and conferences, in the field (as indicated in other Favour more recent papers, Pick a recent survey of the field so you can quickly gain an overview, Find relationships with respect to each other and to your topic area (classification scheme/categorization) Mark in the hard copy of papers whether complete work or section/sections of the paper are being considered 	4 th week	6% (The list of standard papers and reason for selection)

Reading and notes for first 5 papers	Reading Paper Process For each paper form a Table answering the following questions: What is the main topic of the article? What was/were the main issue(s) the author said they want to discuss? Why did the author claim it was important? What simplifying assumptions does the author claim to be making? What did the author do? How did the author claim they were going to evaluate their work and compare it to others? What did the author say were the limitations of their research? What did the author say were the important directions for future research? Conclude with limitations/issues not addressed by the paper (from the perspective of survey)	6 th week	8% (The table given should indicate your understanding of the paper and the evaluation is based on your conclusions about each paper)
Reading and notes for next 5 papers	Repeat Reading Paper Process	7 th week	8% (The table given should indicate your understanding of the paper and the evaluation is based on your conclusions about each paper
Draft outline 1 and Linking papers	Prepare a draft Outline, your survey goals, along with a classification / categorization diagram	8 th week	8% (This component will be evaluated based on the linking and classification among the papers)
Abstract	Prepare a draft abstract and give a presentation	9 th week	6% (Clarity, purpose and conclusion) 6% Presentation & Viva Voce
Introduction Background	Write an introduction and background sections	10 th week	5% (clarity)
Sections of the paper	Write the sections of your paper based on the classification / categorization diagram in keeping with the goals of your survey	11 th week	10% (this component will be evaluated based on the linking and classification among the papers)
Conclusions	Write your conclusions and future work	12 th week	5% (conclusions)
Final Draft	Complete the final draft of your paper	13 th week	10% (formatting, English, Clarity and linking) 4% Plagiarism Check Report
Seminar	A brief 15 slides on your paper	14 th & 15 th week	10% (based on presentation and Vivavoce)

^{*} TE – Theory Exam, LE – Lab Exam

COs/ POs/ PSOs Mapping

COo		Pro	gram Out	comes (P	Program S	pecific Outcon	nes (PSOs)		
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	3	3	1	3	3	3	-	-



2	2	3	2	1	3	2	3	-	-
3	2	3	2	1	3	2	3	-	-
4	2	3	2	1	3	2	3	-	-
5	2	3	2	1	3	2	3	-	-

Correlation Level: 1-Low, 2-Medium, 3-High

Accomment	Conti	nuous Asses	sment Marks (CA	AM)	Attendance	End Semester Examination	Total
Assessment	Weekly Progress	Seminar	Record work	Viva	Attendance	(ESE) Marks	Marks
Marks	40	30	10	10	10	-	100

SEMESTER - II

SI.	Course			F	Period	S	lits	Ma	ax. Mar	ks
No.	Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
The	eory									
1	P23VETC01	Advanced Digital System Design	PC	3	0	0	3	40	60	100
2	P23VETC02	Embedded Processors	PC	3	0	0	3	40	60	100
3	P23VETC03	Embedded System Design	PC	3	0	0	3	40	60	100
4	P23VET204	Low Power Digital VLSI Design	PC	3	0	0	3	40	60	100
5	P23VEE2XX	Professional Elective-II	PE	3	0	0	3	40	60	100
6	P23VEE2XX	Professional Elective-III	PE	3	0	0	3	40	60	100
Pra	ectical									
7	P23VEP202	Embedded System Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC02	Seminar on ICT a hands-on approach	HS	0	0	4	2	100	-	100
Em	ployability Er	nhancement Course								
9	P23ECC2XX	Certification Course – II	AEC	0	0	4	-	100	-	100
10	P23ACT20X	Audit Course - II	AEC	2	0	0	-	100	-	100
	•	Total					22	590	410	1000

Department	Elec	tronics	s and Communication Engineering		Pr	ogram	me: M.T	ech. – V	LSI & E	S					
Semester			II	3VETC01 Periods/Week Credit Maximum Marks L T P C CAM ESE 1 gital System Design 3 3 40 60 1 Imon to all the M.Tech (ECE and VLSI & ES) Re course, the students will be able to gorithmic State Machine allyze the asynchronous sequential digital circuits allyze the synchronous sequential circuits using PLDs It in the digital circuits It in the digital circuits											
Course Code			P23VETC01	Per	iods/V	Veek	÷	÷		arks					
				ļ <u> </u>	Т	Р	•			TM					
Course Name		Adva	anced Digital System Design	<u>.I</u>	-	-	<u>. I</u>	40	60	100					
	On c	omple)								
	CO1	Reali	ze the Algorithmic State Machine												
Course	CO2			uentia	al diait	al circ	uits			<u> </u>					
Outcome	CO3														
	CO4 Identify the fault in the digital circuits														
	CO5		late and synthesis the sequential circu	uits											
	<u> </u>		•												
Unit-I	Sequ	ıential	Circuit Design						Peri	iods: 9					
•		-	onous sequential circuits and modeli reduction - design of iterative circuits	_		•			С	:01					
Unit-II	Asyr	chron	ous Sequential Circuit Design						Peri	iods: 9					
dynamic metho	ods - fl	ow tabl	equential circuit: Design of asynchror le reduction - races - state assignmer hazards - data synchronizers - mixe	nt tran	sition	table	and prol	blems in	С	02					
Unit-III	Sync	hrono	us Design Using Programmable De	vices	•				Peri	iods: 9					
-	-		ramilies: Designing a synchronous se	equen	itial ci	rcuit u	ising PL	A/PAL -	С	:О3					
Unit-IV	Faul	t Diagn	osis and Testability Algorithms						Peri	iods: 9					
_			ath sensitization method - Boolean di pact algorithm - fault in PLA/PAL- test				_		С	:04					
Unit-V	Instr	uctiona	al Activities						Peri	iods: 9					
	c syntl		asynchronous sequential circuits: L sequential logic synthesis -technolog	-					С	O5					
Lecture Pe	eriods	: 45	Tutorial Periods: -	Pr	actic	al Per	iods: -	Tota	l Perioc	ls: 45					
Reference Bo															
			K, "Fundamentals of Logic Design ",												

- 2. Parag K L, 'Fault Tolerant and Fault Testable Hardware Design" 1st Edition, B S Publications, 2002.
- 3. ParagK.L, "Digital system Design using PLD ", B S Publications, 2003
- 4. Stephen Brown, and Zvonko Vranesic, "Fundamentals of Digital Logic with Verilog Design", Third Edition, McGraw-Hill, 2014.

Web References

- 1. http://nptel.ac.in/courses/117108040/downloads/Digital%20System%20Design.pdf
- 2. https://www.doulos.com/knowhow/verilog designers guide/
- 3. https://lecturenotes.in/notes/15423-note-for-digital-system-design-dsd-by-vtu-rangers
- 4. https://www.sjsu.edu/people/thuy.le/docs/271syl.pdf



COs/POs/PSOs Mapping

COs		Pro	gram Out	comes (P	Os)		Program S	pecific Outcor	nes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	-	1	3	3	-
2	2	-	3	3	-	1	3	3	-
3	2	-	3	3	-	1	3	3	-
4	2	-	3	3	-	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Continuous Assessment Marks (CAM)			End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	1	0	15	15 10		60	100

Department	Electronics and Communication Engineering Programme: M.Tech VLSI & ES													
Semester	II	Coui	se Cat	egory:	End S	Semeste T		Type:						
Course Code	P23VETC02	ł	iods/W	:·····	Credit	Å	imum M	T						
O N	Fresh added Bressesses	L	T	P	C	CAM	ESE	TM						
Course Name	Embedded Processors Common to all the M.Tech (ECI	3 Fand	VI SI I	0 2 ES)	3	40	60	100						
	On completion of the course, the students will			x LOj			(Hiç	apping ghest evel)						
Course	CO1 Analyze the architectures of different Embedo	ded Pr	ocesso	ors				3						
Outcome	CO2 Identify an appropriate on chip peripherals for	r seria	l and p	arallel	commu	nication		2						
CO3 Examine the functions of ARM processors														
CO4 Develop real time applications using ARM processors														
CO5 Develop a firmware for embedded applications														
Unit-I Introduction to Embedded Processors Periods: 9														
for SOC Design Processor Cache memo Standard Buse	Introduction to embedded processors— Compare Von Neumann architecture and Harvard architecture, RISC Vs CISC — System on Chip (SoC)-Introduction to SoC Architecture, An approach for SOC Design, System Architecture and Complexity. Processor Selection for SOC, Basic concepts in Processor Architecture, Overview of SOC external memory, Internal Memory, Scratchpads and Cache memory, SOC Memory System, Models of Simple Processor — memory interaction, SOC Standard Buses													
Unit-II	Embedded Processors on Chip Peripherals						Peri	ods: 9						
Capture Mode	rrupts - I/O Ports-Timers & Real Time Clock (RTC), e - Compare Mode-PWM Mode - Serial communication, e, Analog Comparator, Analog interfacing and data ac	on mo	dule -				C	D2						
Unit-III	ARM Processor						Peri	ods: 9						
operation - D	of ARM Controller – Registers, Pipeline organization /A and A/D converter, sensors, actuators and their rature sensing, Light sensing, Introduction to Internet	r inter	facing	- Cas	e study	- Digital	1	D 3						
Unit-IV	Real World Interfacing Using ARM Processor													
Interfacing the peripherals to LPC2148: GSM and GPS using UART, on-chip ADC using interrupt (VIC), EEPROM using I2C, SD card interface using SPI, on-chip DAC for waveform generation.														
				•	•	•		ods: 9 O4						
				•	•	•	C							
Unit-V ARM CORTE series and ve	DM using I2C, SD card interface using SPI, on-chip D	OAC fo	r wave	form g	eneratio X R pro	n. cessors	Co	D4						

Reference Books

- 1. F. Vahid and T. Givargis, "Embedded System Design: A Unified Hardware/Software Introduction", Wiley India Pvt. Ltd., 2002.
- 2. Lyla B. Das, "Architecture, Programming and Interfacing of Low-power Processors ARM 7, Cortex-M", Cengage, 1st Edition, 2017.
- 3. Embedded Systems: Real-Time Interfacing to ARM Cortex-M Microcontrollers,2014, Jonathan W Valvano CreateSpace publications ISBN: 978-1463590154.
- 4. Andrew Sloss, Dominic Symes, Chris Wright, "ARM System Developer's Guide Designing and Optimizing System Software", ELSEVIER



Web References

- 1. LPC 214x User manual (UM10139): www.nxp.com
- 2. LPC 17xx User manual (UM10360): www.nxp.com
- 3. http://processors.wiki.ti.com/index.php/HandsOn_Training_for_TI_Embedded_Processors
- 4. http://processors.wiki.ti.com/index.php/MCU_Day_Internet_of_Things_2013_Workshop

COs/POs/PSOs Mapping

			gram Out	comes (P	Os)		Program S	pecific Outcor	nes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	3	3	3	3	-	3	2	-
2	3	3	3	3	3	-	3	2	-
3	3	3	3	3	3	-	3	2	-
4	3	3	3	3	3	-	3	2	-
5	3	3	3	3	3	-	3	2	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks		
Marks	1	0	15	15 10		60	100		

^{*} TE – Theory Exam, LE – Lab Exam

Semester	Electronics and Communication Engineering	Со	urse C	atego				_SI & ES ter Exam		
Semesier	II		P					TE		
Course Code	P23VETC03	Peri L	iods/W T	/eek P	Cred C	·····	Max CAM	imum M ESE	arks TM	
Course Name	Embedded System Design	3	0	0	3		40	60	100	
Oodisc Hairie	Common to all the M.Tech (ECI	<u> </u>				<u> </u>	-TO		100	
	On completion of the course, the students will							BT Ma (Highes		
	CO1 Analyze various architectures							··•···································	2	
Course	i de la biscuss about the periormanice evaluation of do									
Outcome	CO3 Discuss about scheduling							K	3	
	CO4 Evaluate RTOS							K	4	
	CO5 Analyze on digital camera architecture							K	4	
Unit-I	Introduction to Embedded Systems							Perio	ods:	
Examples of embedded sys advanced arc	Embedded systems – Embedded hardware, Embe embedded systems, System on Chip, Design stem designer. Overview of 8051 Architecture, Real chitectures – x86, ARM and SHARC architectures instruction level parallelism, Performance metrics, Perfor	proce I work ures	ss. SI d Interf - Prod	kills re acing, cessor	equire Intro and	d for duction Mer	r an on to mory	CC	01	
Unit-II	Program Design and Analysis							Dori	ods:	
	<u> </u>							Perio	ous.	
graph (flow gra energy and p switching, OS	system design using UML (Unified Modelling Laraphs). Basic Compilation techniques, Optimization ower. Processes and Operating system: Multiple states, structure, timing requirements, Schedulin Mechanisms. Performance Evaluation of OS	of ex e tasl	ecution	n time I proc	, prog	ram : s, cor	size, ntext	Co		
graph (flow graph (flow graph) graph) graph grap	aphs). Basic Compilation techniques, Optimization ower. Processes and Operating system: Multiple states, structure, timing requirements, Scheduling	of ex e tasl	ecution	n time I proc	, prog	ram : s, cor	size, ntext	C		
graph (flow graph (flow graph) and pswitching, OS communication Unit-III State-machine assumptions first), realizing Approaches and properties of the communication of the comm	aphs). Basic Compilation techniques, Optimization ower. Processes and Operating system: Multiple states, structure, timing requirements, Schedulin Mechanisms. Performance Evaluation of OS	of exe tasking policy logic c) and and are	ecution cs and olicies, Dete d ED Execu nalysis	n time I prod and erminis F (eation to by to	, prog esses Inter- etic so urliest ime p	ram s s, cor - pro chedu dead	size, ntext cess uling: dline	C	D2 Dds:	
graph (flow graph (flow graph (flow graph (flow graph)) and possible (flow graph) and properties (flow graph) and flow	aphs). Basic Compilation techniques, Optimization ower. Processes and Operating system: Multiple states, structure, timing requirements, Schedulin Mechanisms. Performance Evaluation of OS Real Time Scheduling s, State charts, traditional logics and real-time and candidate Algorithms, RM (rate monotonic the assumptions, priority inversion and inheritand issues, measurement of S/W by S/W, progr	of exe tasking policy logic c) and and are	ecution cs and olicies, Dete d ED Execu nalysis	n time I prod and erminis F (eation to by to	, prog esses Inter- etic so urliest ime p	ram s s, cor - pro chedu dead	size, ntext cess uling: dline	Co	D2 ods:	
graph (flow graph (flow graph (flow graph (flow graph graph)) and possible graph (flow graph) and graph (flow grap	aphs). Basic Compilation techniques, Optimization ower. Processes and Operating system: Multiple states, structure, timing requirements, Schedulin Mechanisms. Performance Evaluation of OS Real Time Scheduling s, State charts, traditional logics and real-time and candidate Algorithms, RM (rate monotonic the assumptions, priority inversion and inheritand issues, measurement of S/W by S/W, progreptimization, system interferences and architectural	logic c) an ince, cam a compl	ecution cs and colicies, Dete d ED Execu nalysis exities y man pasic c	n time I prod and erminis F (eation to by to be by to be be by to be	, prog esses Inter- etic so arliest ime p iming	chedu dead oredic sche	size, ntext cess ulling: dline etion: eme,	Perio	D2 ods:	
graph (flow graph (flow graph (flow graph (flow graph graph)) and possible graph (flow graph). The same graph (flow graph) and graph (flow graph) and graph (flow graph) and graph (flow graph) and graph (flow graph). The same graph (flow graph) and grap	aphs). Basic Compilation techniques, Optimization ower. Processes and Operating system: Multiple states, structure, timing requirements, Schedulin Mechanisms. Performance Evaluation of OS Real Time Scheduling s, State charts, traditional logics and real-time and candidate Algorithms, RM (rate monotonic the assumptions, priority inversion and inherita and issues, measurement of S/W by S/W, prograptimization, system interferences and architectural experimental experime	logic c) an ince, cam a compl	ecution cs and colicies, Dete d ED Execu nalysis exities y man pasic c	n time I prod and erminis F (eation to by to be by to be be by to be	, prog esses Inter- etic so arliest ime p iming	chedu dead oredic sche	size, ntext cess ulling: dline etion: eme,	Perio CC	D2 Dds: Dds:	
graph (flow graph energy and possitching, OS communication unit-III State-machine assumptions first), realizing Approaches a prediction by outli-IV OS services, Found I/O mana Performance real time Linux unit-V	aphs). Basic Compilation techniques, Optimization ower. Processes and Operating system: Multiple states, structure, timing requirements, Schedulin Mechanisms. Performance Evaluation of OS Real Time Scheduling s, State charts, traditional logics and real-time and candidate Algorithms, RM (rate monotonic the assumptions, priority inversion and inherita and issues, measurement of S/W by S/W, prograptimization, system interferences and architectural experimental process management, timer and event functions, Magement, Interrupt Routines in RTOS environmentals, OS security issues, Comparative study of S, Windows CE.	logic c) and accomplement, be samplement.	ecution control of the control of th	r time I proc and rminis F (eation to by to be agemented)	, prog eesses Inter- etic so urliest ime p iming ent, D usin such a	chedu dead oredic sche	size, ntext cess uling: dline ction: eme, c, file FOS, COS,	Perio CO Perio	D2 Dds: Dds:	

- 1. Wayne Wolf, "Computers as Components: Principles of Embedded Computing system Design," 2ndEdition, Morgan Kaufmann Publishers, 2008.
- 2. Steve Furber, "ARM System-on-Chip Architecture", 2nd Edition, Pearson Education, 2001



- Raj Kamal, "Embedded Systems-Architecture, Programming and Design," The McGraw Hill Companies, 2nd Edition, 2008.
- 4. Andrew N Sloss, Dominic Symes, Chris Wright, "ARM System Developer's Guide Designing and Optimizing System Software", 2006, Elsevier.

- 1. https://nptel.ac.in/courses/108/102/108102045/
- 2. https://nptel.ac.in/courses/106/105/106105193/
- 3. https://nptel.ac.in/courses/106/105/106105159/
- 4. http://www.nptelvideos.in/2012/11/embedded-systems.html

COs/POs/PSOs Mapping

00-		Pro	gram Out	comes (P		Program S _l	nes (PSOs)		
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO3	
1	1	-	1	1	-	-	1	-	3
2	1	-	1	1	-	-	1	-	3
3	1	-	1	1	-	-	1	-	3
4	1	-	1	1	-	-	1	-	3
5	1	-	1	1	3	-	1	3	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accessment		Con	tinuous Assessme	nt Marks (CAM)		End Semester	Total		
Assessment	CAT 1	CAT 1 CAT 2 Model Exam Assignment* Attenda		Attendance	Examination (ESE) Marks	Marks			
Marks	10		10		rs 10 15 10		5	60	100



^{*} TE - Theory Exam, LE - Lab Exam

Department	Elec	ctronics and Communication Engineering		Pro	gramn	ne: M.Te	ech. – V	LSI & E	S		
Semester		Course Category: End Semester PC T									
Course Code		P23VET204		riods/V		Credit	<u> </u>	kimum M			
Course Norse		Law Bawas Bisital W. S. Basissa	L	Т	Р	C	CAM	ESE	TM		
Course Name	<u> </u>	Low Power Digital VLSI Design	3	-	-	3	40	60	100		
	On o	completion of the course, the students will	be a	ble to				BT Ma (Highes			
	CO1	Illustrate the type of power dissipation occu	rring i	n VLS	l circui	ts.		K	3		
Course	CO2	Analyze the power dissipation in VLSI circu	its.					K	4		
Outcome	СОЗ	Design and simulate VLSI circuits by differe parameter.						К	4		
	CO4	Classify and design the type of energy reco circuit.	very r	model	neede	d for the	VLSI	K	4		
	CO5	Simulate and analyze the power dissipation	in SF	RAM aı	nd DR	AM mem	ories.	K	4		
	ī							·			
Unit-I	Pow	er Dissipation						Perio	ods: 9		
		for low power circuit design - sources ower figure of merits - limits and applications of					design	C	D 1		
Unit-II	Pow	er Analysis						Perio	ods: 9		
logic simulation	on - a	CE circuit simulation - discrete transistor mod rchitecture level analysis - data correlation gic signals - probabilistic power analysis tech	n an	alysis;	Prob	abilistic		C) 2		
Unit-III	·	uit AND Logic Level	9	o 0.g.		. ор ј		Perio	ods: 9		
reorganization	Transi	istor and gate sizing - equivalent pin orde cial latches and flip flops; Logic Level: Gate omputation logic						Co	03		
Unit-IV	·	rgy Recovery Techniques						Perio	ods: 9		
	ery Te	echniques: Energy dissipation using the RC stion in clock networks - low power bus - delay			nergy	recovery	circuit	C	D 4		
Unit-V	7	ructional Activities	,					Perio	ods: 9		
		es of power dissipation in SRAMs - Low position in DRAMs - Low power DRAM circui						C	D 5		
Lecture Pe	riods:	45 Tutorial Periods: - Pra	ctical	Perio	ds: -		Total P	eriods: 4	45		
Reference Bo		1									
 Gary K Bellaoua Publishe Sung-M 	Y, "Pra ar A a ers, 19 o Kanç	I Sharat C P, "Low-Power CMOS VLSI Circuit actical Low Power Digital VLSI Design ", Kluw and Elmasry M, "Low-Power Digital VLSI D 95 g, Yusuf Leblebici, "CMOS Digital Integrated (er Ac Desigr	ademion: Circ	Publi uits a	shers, 19 nd Syste	998. ems", Kl	luwer Ad			
1. http://ww		nerald.com/section/design-guide/Low-Power-	/I QI	Decian	html						
•		c.in/courses/106/105/106105034/	v LOI-	pesigl							
•	•	notes.in/m/30442-low-power-digital-vlsi-design	า								
•		gr.msu.edu/classes/ece410/salem/files/s16/le		Ch2	S2 N						
		,		- · · - _							

^{*} TE – Theory Exam, LE – Lab Exam

CO-		Pr	ogram Out	comes (PC		Program Specific Outcomes (PSOs)					
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	3	-		
2	2	-	3	3	-	1	3	3	-		
3	2	-	3	3	-	1	3	3	-		
4	2	-	3	3	-	1	3	3	-		
5	2	2	3	3	3	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accomment		Con	End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		10 15 1		5	60	100

Department	Electronics and Communication Engineering		Prog	ramme	: M.Tech	ı. – VLS	SI & ES	
Semester	II	Cou	rse Cat PC	egory:	End S	emester L	· Exam E	Туре:
Course Code	P23VEP202	Pe	riods/V	Veek	Credit	Ma	aximum	Marks
Course Code	F23VEF2U2	L	Т	Р	С	CAM	ESE	TM
Course Name	Embedded System Design Laboratory	0	0	4	2	50	50	100

	On co	ompletion of the course, the students will be able to	BT Level
	CO1	Interface a microcontroller to PC for communication	K3
Course	CO2	Interface various sensors using PIC and Arduino microcontrollers	K3
Outcome	CO3	Design various microcontroller-based systems	K3
	CO4	Communicate wirelessly using microcontroller	K3
	CO5	Process an image using Raspberry pi	K4

Lab Experiments

- 1. Interfacing the microcontroller to a PC through RS232 and displaying the messages sent by the microcontroller on the PC.
- 2. Design with PIC and Arduino Microcontrollers Assembly or C Programming/Arduino IDE programming to interface
 - 7 segment displays to display the measured voltage from 0 to 5 volts
 - LDR and display light intensity in 7 segment display
 - Temperature sensor and display temperature in 7 segment display
 - Pressure sensor and display measured pressure in 7 segment display
 - PH sensor and display measured value in 7 segment display
 - Ultrasonic sensor and display distance in 7 segment display
 - Noise sensor and display noise level in 7 segment display
- 3. Interface DC motor with Microcontroller and control its speed and direction using PWM
- 4. Microcontroller based system design
 - Lamp controller using a light sensor and a timer
 - Water Pump Controller to maintain water level in a tank
 - Moisture controller using moisture and sprinkler controller
- 5. Design Real time clock
- 6. Wireless data transfer using Microcontroller
- 7. Color identification and tracking using Raspberry pi

Reference Books

- 1. Elaf A. Saeed, "Basics Labs for Embedded Systems Using Arduino: Arduino based projects", LAP Lambert Academic Publishing, 2020
- 2. Tim Wilmshurst, "Designing Embedded Systems with PIC Microcontrollers: Principles and Applications", Elsevier Science & Technology, 2011
- 3. Rajkamal, 'Embedded System", Tata McGraw Hill, 2003
- 4. Rettberg, A.; Zanella, M.; Domer, R.; Gerstlauer, A.; Rammig, F.Embedded System Design: Topics, Techniques and Trends, Springer, 2007.

- 1. http://embedded-lab.com/
- 2. https://www.electronics-lab.com/embedded-systems-online-training-resources/
- 3. https://lecturenotes.in/subject/557/embedded-system-design-esd
- 4. https://users.ece.cmu.edu/~koopman/lectures/index.html

^{*} TE - Theory Exam, LE - Lab Exam



COs		Pro	gram Out	comes (Po	Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
CO1	2	1	3	3	3	1	3	-	3
CO2	2	1	3	3	3	1	3	-	3
CO3	2	1	3	3	3	1	3	-	3
CO4	2	1	3	3	3	1	3	-	3
CO5	2	1	3	3	3	1	3	-	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

	C	Continuous	Assessi	ment Marks (CAN	1)	F. 10	
Assessment	Performance in	n practical c	lasses	Model	Attondones	End Semester Examination (ESE) Marks	Total Marks
	Conduction of practical	Record work	viva	Practical Examination	Attendance	(LSL) Walks	
Marks	15	5	5	15	10	50	100

Department	Electronics and Communication Engineering		Prog	gramme	e: M.Tec	h VLS	il & ES	
Semester	II	Cou	rse Cat PC	egory:	End S	emeste L	r Exam . E	Type:
Course Code	P23HSPC02	Pe L	riods/W T	/eek P	Credit C	Ma CAM	ximum l	Marks TM
Course Name	Seminar on ICT: A Hands-on approach	0	0	4	2	50	50	100
	Common to all M.Tech Programmes	(ECE a	and VL	SI & E	S)	<u></u>	<u> </u>	<u> </u>

		Common to an M. rech Programmes (ECE and VESI & ES)	
	On c	ompletion of the course, the students will be able to	BT Level
	CO1	Select a topic, narrowing the topic into presentation.	4
Course Outcome	CO2	State an objective and use the relevant ICT tools to make the presentation effective.	4
	CO3	Study the topic and understanding the contributions and prepare report.	4
	CO4	Prepare a working demo.	3
	CO5	Prepare conclusions based on the reading of the topic and giving final Presentation.	3

The methodology used is "learning by doing", a hands-on approach, enabling the students to follow their own pace. The teacher, after explaining the project, became a tutor, answering questions and helping students on their learning experience.

ICT skills

- Understand ICT workflow in the respective domain choose.
- Manage multitasking.
- Deal with main issues using tech in class.
- Record, edit and deliver audio and video.
- Automate assessments and results.

Scope

- Perspective in order to design activities in class.
- Understand the process of creating audiovisuals.

Teaching tools

- Different ways to create audiovisual activities.
- Handle audiovisual editors.
- Collaborative working.
- Individualize learning experience.
- Get instant feedback from students.

Each one of the students will be assigned an ICT Topic and the student has to conduct a detailed study on the assigned topic and prepare a report, running to 30 or 40 pages for which a demo to be performed followed by a brief question and answer session. The demo will be evaluated by the internal assessment committee (comprising of the Head of the Department and two faculty members) for a total of 100 marks.

COs/POs/PSOs Mapping

COs		Pro	gram Out	comes (P	Os)		Program S	Specific Outcon	nes (PSOs)
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	-	3	1	1	3	3	3	-	-
2	-	3	1	1	3	2	3	-	-
3	-	3	1	1	3	2	3	-	-
4	-	3	1	1	3	2	3	-	-
5	-	3	1	1	3	2	3	-	-



^{*} TE - Theory Exam, LE - Lab Exam

Accessment	Conti	nuous Asses	sment Marks (CA	Attendance	End Semester	Total	
Assessment	Weekly Progress	Seminar	Record work	Viva	Attendance	End Semester Examination (ESE) Marks	Marks
Marks	40	30	10	10	10	-	100

SEMESTER - III

			_	P	erio	ds		Ma	ax. Mar	ks
SI. No.	Course Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theory										
1	P23VEE3XX	Professional Elective - IV	PE	3	0	0	3	40	60	100
2	P23VEE3XX	Professional Elective - V	PE	3	0	0	3	40	60	100
3	P23VEE3XX	Professional Elective - VI	PE	3	0	0	3	40	60	100
Proje	ct Work									
4	P23VEW301	Project Phase - I	PA	0	0	12	6	50	50	100
5	P23VEW302	Internship	PA	0	0	0	2	100	0	100
Ability	y Enhancement (Course								
6	P23VEC301	NPTEL / SWAYAM / MOOC	AEC	0	0	0	-	100	0	100
	Total 17 370 230 600									

Department	Electronics and Communication Engineering		Pr	ogram	me: M .	Tech. ·	· VLSI 8	ES
Semester	III	C	Cour ategor		End	Semes	ter Exar	n Type: LE
Course Code	P23VEW301	Periods/Week			Credit	M	aximum	Marks
Course Code	P23VEVV3U1	L	Т	Р	С	CAM	ESE	TM
Course Title	Project Phase - I	-	-	12	6	50	50	100

Aim & Objective:

The project work aims to develop the work practice and to apply theoretical and practical tools/techniques for solving real life problems related to industry and current research. The objective of the project work is to improve the professional competency and research attitude by touching the areas which are not covered in theory or laboratory classes.

- The project work shall be a design project/experimental project and/or computer simulation project on any of the topic in Electronics and Communication Engineering or related field.
- The project work shall be allotted individually on different topics.
- The students shall be encouraged to do their project work in the parent institute itself. In exceptional cases the students shall be permitted to undertake continue their project outside the parent institute with appropriate permission from Head of the institution through the Project Coordinator.
- Department shall constitute an Evaluation Committee to review the project work.
- The Evaluation committee shall consist of at least three faculty members namely internal guide, project coordinator and another expert in the specified area of the project.

The student is required to undertake the project phase I during the third semester and the same shall be continued in the 4th semester (Phase II). Phase I consist of preliminary thesis work, three reviews of the work and the submission of preliminary report. First review shall highlight the topic, objectives and origin of problem, second review shall highlight, Literature survey, methodology and expected results. Third review shall evaluate the progress of the work, preliminary report and scope of the work which shall be completed in the 4thsemester. Also, the evaluation of project phase - I shall be done externally.

Department	Electronics and Communication Engineering		Pr	ogram	me: M .	Tech	VLSI 8	ES
Semester	III	Course Category: PA End Semester Exam Type:						
Course Code	DOOVEWOOO	Periods/Week			Credit	М	aximum	Marks
Course Code	P23VEW302		Т	Р	С	CAM	ESE	TM
Course Title	Internship	-	-	-	2	100	-	100

Students should undergo training or internship during summer / winter vacation at Industry/ Research organization / University (after due approval from the Programme Academic Coordinator and Department Consultative Committee (DCC). In such cases, the internship/training should be undergone continuously (without break) in one organization. Normally no extension of time is allowed. However, DCC may provide relaxation based on the exceptional case. The students can undergo three to four weeks of internship in established industry / Esteemed institution during vacation period. The student should give presentation and send report to DCC. The Internship is assessed internally for 100 marks.

Department	Electronics and Communication Engineering		Pr	ogramı	me: M .	Tech	VLSI 8	k ES		
Semester	III	Ca	Cours tegory:	-	End	End Semester Exam Type:				
Course Code	P23VEC301	Pe	Periods/Week		Credit	M	aximun	n Marks		
Course Code	F23VEC301	L	Т	Р	С	CAM	ESE	TM		
Course Title	NPTEL/SWAYAM/MOOC	-	-	-	2	100	-	100		

Student should register online courses like MOOC / SWAYAM / NPTEL etc. approved by the Department committee comprising of HoD, Programme Academic Coordinator and Subject Experts. Students have to complete relevant online courses successfully. The list of online courses is to be approved by Academic Council on the recommendation of HoD at the beginning of the semester, if necessary, subject to ratification in the next Academic council meeting. The Committee will check the progress of the student and recommend the grade (100% Continuous Assessment pattern) based on the marks secured in online examinations. The marks attained for this course is not considered for CGPA calculation.

SEMESTER - IV

SI No				Pe	erioc	ls		Max. Marks			
SI. No.	Course Code	Course Title	Category	LT		Р	Credits	CAM	ESM	Total	
Project V	Vork										
1	P23VEW403	Project Phase - II	PA	0	0	24	12	50	50	100	
		Total					12	50	50	100	

Department	Electronics and Communication Engineering	Programme: M.Tech(VLSI & ES)							
Semester	IV	Cou PA	rse C	ategory:	*End Semester Exam Ty LE				
		Periods / Week			Credit	Ма	ximum I	Varks	
Course Code	P23VEW403		Т	Р	С	CAM	ESE	TM	
Course Name	Project Phase - II	-	-	24	12	50	50	100	

Aim & Objective:

The project work aims to develop the work practice and to apply theoretical and practical tools/techniques for solving real life problems related to industry and current research. The objective of the project work is to improve the professional competency and research attitude by touching the areas which are not covered in theory or laboratory classes.

- The project work shall be a design project/experimental project and/or computer simulation project on any of the topic in Electronics and Communication Engineering or related field.
- The project work shall be allotted individually on different topics.
- The students shall be encouraged to do their project work in the parent institute itself. In exceptional cases the students shall be permitted to undertake continue their project outside the parent institute with appropriate permission from Head of the institution through the Project Coordinator.
- Department shall constitute an Evaluation Committee to review the project work.
- The Evaluation committee shall consist of at least three faculty members namely internal guide, project coordinator and another expert in the specified area of the project.

The student is required to undertake the project phase I during the third semester and the same shall be continued in the 4th semester (Phase II). Phase I consist of preliminary thesis work, three reviews of the work and the submission of preliminary report. First review shall highlight the topic, objectives and origin of problem, second review shall highlight, Literature survey, methodology and expected results. Third review shall evaluate the progress of the work, preliminary report and scope of the work which shall be completed in the 4thsemester. Also, the evaluation of project phase - I shall be done externally

	PROFESSIONAL ELECTIVE COURSES Professional Elective–I (Offered in Semester I)									
SI. No	, ,									
1 P23VEE101 Principles of ASIC Design										
2	P23VEE102	VLSI Architecture								
3	P23VEE103	Physical Design of VLSI								
4	4 P23VEE104 Real-Time Systems									
5	P23VEE105	Analog IC Design								

Department	Electro	onics and Communication Engineering	ring Programme: M.Tech VLSI & ES										
Semester		1	Cours	e Categ PE	ory Cod	le: En	d Semes	ter Exan TE	า Type:				
Course Code		P23VEE101	Peri	ods/We	ek	Credit	Max	imum Ma	arks				
Course Code		PZ3VEE101	L	Т	Р	С	CAM	ESE	TM				
Course Name		Principles of ASIC Design	3	0	0	3	40	60	100				
	On com	pletion of the course, the students will b	e able t	0				BT Ma (High Lev					
	CO1	Demonstrate VLSI tool-flow and apprecia	te FPG/	A archite	ecture.			K2					
Course	CO2	Describe the concepts of ASIC design me elements, operators, I/O cells.	ethodolo	ogy, data	a path			K3					
Outcome	CO3	pattern.											
	CO4	Explain algorithms for floor planning and placement of cells for											
	CO5	CO5 Illustrate the Spartan 3E, Xilinx, Vertex FPGA devices and its specifications, K4											
Unit - I	Introduc	etion To Programmable Devices						Perio	ds: 9				
_	•	ces: ROM - PLA - PAL - PLD - FPGA - fea able logic devices; Speed performance and		-	_		ications	cc)1				
Unit - II		tion To ASIC				·		Perio	ds: 9				
gate array bas	sed ASIC	ICs - full custom with ASIC - semi custom A - channeled - channel less - structured s; Logical effort : area and efficiency - p	- data	path el	ements	- add	ers -	CC)2				
Unit - III	Low Lev	vel Design Language						Perio	ds: 9				
and simulation	- two level	ction to CFI designs representation; Half g logic synthesis - high level logic synthesis scan test - fault simulation - automatic test p	- VHDL	and log	ic synth	-		CC)3				
Unit - IV	Floor Pla	anning, Placement And Routing						Perio	ds: 9				
planning tools improvement;	- I/O and լ Time drive	ols - system partitioning - estimating ASIC power planning - clock planning - placeme in placement methods - physical design f uting - circuit extraction and DRC.	ent algor	rithms -	iterative	e place	ment	CC)4				
Unit - V	Instructi	ional Activities						Perio	ds: 9				
•	•	and Vertex Board Analysis - inputs and on the PALs design using ASIC board.	outputs	- clock	and pov	wer inp	outs -	CC)5				
Lecture Pe		Tutorial Periods: -	Practi	cal Peri	ods: -		Total Pe	riods: 4	,5				
Reference Bo			i		= -	.1	_						
 Farzad Wayne 	N, Faranal Wolf, "FPC	lication Specific Integrated Circuits", Pears k N, "From ASICs to SOCs: A practical App GA-Based System Design", Prentice Hall, 2 y Verification of Application Specific Integra	roach", 004.	Prentice	Hall, 20		tice Hall,	2004.					

1. https://www.researchgate.net/publication/331173486_Introductory_Chapter_ASIC_Technologies_and_De

- sign_Techniques www.utdallas.edu/~zhoud/DesignEntry.
- 2. en.wikipedia.org/wiki/High-level_synthesis.
- 3. https://www.electronics-notes.com/articles/digital-embedded-processing/asic-application-specific-ic/how- to-design-asic.php.
- 4. https://www.engr.siu.edu/haibo/ece428/notes/ece428_intro

		Pro	gram Out	comes (Po	Os)		Program Specific Outcomes (PSOs)			
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	-	1	3	3	-	
2	2	-	3	3	-	1	3	3	-	
3	2	-	3	3	-	1	3	3	-	
4	2	-	3	3	-	1	3	3	-	
5	2	2	3	3	2	1	3	3	-	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accessment		Cor	ntinuous Asses	sment Marks (CAN	1)	End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	1	0	15	10	5	60	100

**Assignment to be given from Unit-5



^{*} TE – Theory Exam, LE – Lab Exam

Department	Electronics and Communication Engineering		Progr	amme	M.Tech	า VLS	& ES	
Semester	I	Coui	Course Category: PE			Semeste	r Exam Γ E	Type:
Course Code	P23VEE102	Peri	ods/We	ek	Credit	dit Maximum Marks		
Course Code	P23VEE102	L	Т	Р	С	CAM	ESE	TM
Course Name	VLSI Architecture	3 0 0			3	40	60	100

	On co	mpletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Recognizes the various static and dynamic circuit design concepts.	K2
Course	CO2	Outline the different programmable logic devices with its application.	K3
Outcome	CO3	Solve the algorithms for various compaction terminologies.	K3
	CO4	Build the digital circuits with analog VLSI design.	K3
	CO5	Design the various digital circuits using HDL.	K4

Unit - I	CMOS Design	Periods: 9
	gital VLSI design Methodologies- Logic design with CMOS-transmission gate circuits-dynamic CMOS circuits, Bi-CMOS circuits- Layout diagram, Stick diagram-IC fabrications echnology.	CO1
Unit - II	Programmable Logic Devices	Periods: 9
Devices Archite	echniques-Anti fuse-SRAM-EPROM and EEPROM technology – Re Programmable cture-Function blocks, I/O blocks, Interconnects, XilinxXC9500, Cool Runner - XC-4000, TAN, Virtex - Altera MAX 7000-Flex 10KStratix.	CO2
Unit - III	Basic Construction, Floor Planning, Placement And Routing	Periods: 9
	n – FPGA partitioning – Partitioning methods- floor planning – placement physical design uting – detailed routing – special routing- circuit extraction – DRC.	CO3
Unit - IV	Analog VLSI Design	Periods: 9
	analog VLSI- Design of CMOS 2-stage – 3-stage Op-Amp –High Speed and High mps-Super MOS-Analog primitive cells-realization of neural networks	CO4
Unit - V	Instructional Activities	Periods: 9
	e Ripple Carry Adder, Multiplier, Comparator, Shift registers and ALU circuits in CPLD lyze the design with architecture.	CO5

Lecture Periods: 45 Tutorial Periods: - Practical Periods: - Total Periods: 45

Reference Books

- 1. Wayne Wolf, "Modern VLSI design "Prentice Hall India,2006.
- 2. Samir Palnitkar, "Verilog HDL, A Design guide to Digital and Synthesis" 2nd Edition, Pearson, 2005.
- 3. John P. Uyemera "Chip design for submicron VLSI cmos layout and simulation ", Cengage Learning India Edition", 2011.
- 4. Natarajan Saravana Kumar, Krishnasamy Natarajan Vijeyakumar and Karuppanan Sakthisudhan, "VLSI Architectures ", LAP Lambert Academic Publishing, 2016

Web References

- 1. http://courses.engr.wisc.edu/ece/ece755.html
- 2. http://www.ul.ie/graduateschool/course/vlsi-systems-meng.html
- 3. https://www.tutorialspoint.com/digital_circuits
- 4. http://www.vlsisystemdesign.com.html

Dr. P. Raja, Chairman - Bos

^{*} TE – Theory Exam, LE – Lab Exam

CO-		Pr	ogram Out	comes (PO	s)		Program Specific Outcomes (PSOs)					
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3			
1	2	-	3	3	-	1	3	3	-			
2	2	-	3	3	-	1	3	3	-			
3	2	-	3	3	-	1	3	3	-			
4	2	-	3	3	-	1	3	3	-			
5	2	2	3	3	2	1	3	3	-			

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accessment		(Continuous Asses	sment Marks (CAN	Л)	End Semester	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	

^{**}Assignment to be given from Unit-5

Department	Elec	tronics and Communication Engineering		Progr	amme	: M.Tec	h VLS	I & ES						
Semester		Course Category: End Semester Ex PE TE												
Course Code		P23VEE103	Perio	ods/We	ek	Credit	Maxi	mum M	arks					
Course Code		F23VEE103	L	Т	Р	С	CAM	ESE	TM					
Course Name		Physical Design of VLSI	3	0	0	3	40	60	100					
	On co	ompletion of the course, the students will b	pe able	to				1						
Course	CO1	Explain the concepts of VLSI technology in	physical	desigr	١.			ŀ	(3					
Course Outcome	CO2	Illustrate the concept of Placement using va	rious al	gorithm	s.			ł	(3					
G G G G G G G G G G	CO3	Illustrate the Routing methodologies using v	arious a	lgorith	ms.			ŀ	{ 4					
	CO4	Conclude the concepts of delay modeling&	delay m	inimiza	tion			ŀ	(4					
	CO5	Examine single layer and over the cell routing techniques.				2D com	paction	ŀ	(3					
Unit - I	Intro	duction to VLSI Technology						Perio	ods: 9					
Wein- Berger	arrays a	abstraction Cell generation using programma and gate matrices-layout of standard cells of array (FPGA)-layout methodologies-Pac	gate arra	ays an	d sea	of gate	es, field	C	D 1					
Unit - II	···	ment Using Top-Down Approach						Perio	ods: 9					
with capacity a simulated anne	nd i/o co ealing- F ealing-	ation of Hyper Graphs with Graphs, Kernigha onstraints; Floor planning: Rectangular dual flat floor plan sizing; Placement: Cost function- for partitioning placement- module placement	oor plan orce dire	ning- h ected m	ierarc nethod	hical ap I- placer	proach- nent by	Co	D2					
Unit - III		ng Using Top Down Approach						Perio	ods: 9					
Fundamentals: hierarchical ap approach- Integ	Maze proache ger Line	running- line searching- Steiner trees; Globa es- multi-commodity flow based techniques ar Programming; Detailed Routing: Channel F FPGA- Row based FPGAs	- Rando	omised	Rout	ing- Or	e Step		03					
Unit - IV	Perfo	rmance Issues in Circuit Layout						Perio	ods: 9					
Driven Placem Timing Driving	ent: Ze Routinç	Delay Models- Models for interconnected Domoin of Stack Algorithm- Weight based placements: Delay Minimization- Click Skew Problem-Dation- unconstrained via Minimization- Other	ent- Line Buffered	ear Pro I Clock	gramı Trees	ming Ap s. Minim	proach	C	O4					
Unit - V	··•	ıctional Activities						Perio	ods: 9					
		sic combinational circuits- Floor planning usin A- Implementation of gate delay models to es					ithm for	C	D 5					
Lecture Pe	riods: 4	5 Tutorial Periods: -	Pract	ical Pe	eriods	: -	Total P	eriods:	45					
 Ban Won N.A. Sher Krishna I 	ı Lim, "F g, Anura rwani, " <i>F</i> Lal Bais	Practical Problems in VLSI Physical Design A ag Mittal Yu Cao and Greg Starr, "Nano CMOS Algorithms for VLSI Physical Design Automatio Shnab and Kiran Maiye, "Convex Optimisa ic Publishing, 2017	S Circuit on", Kluv	and P	hysica ademic	l Desigr c, 2002	n" Wiley,	2004						

- 1. http://www2.inf.uos.de/papers_html/
- 2. http://ic.sjtu.edu
- 3. https://www.ifte.de/books/eda/chap1.pdf
- 4. https://nptel.ac.in/courses/106/105/106105161/

COs/POs/PSOs Mapping

		Pr	ogram Out	comes (PC	s)		Program Specific Outcomes (PSOs)					
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3			
1	2	-	3	3	-	1	3	3	-			
2	2	-	3	3	-	1	3	3	-			
3	2	-	3	3	-	1	3	3	-			
4	2	-	3	3	-	1	3	3	-			
5	2	2	3	3	2	1	3	3	-			

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accessment		(Continuous Asses	sment Marks (CAN	1)	End Semester	Total	
Assessment	CAT 1	AT 1 CAT 2 Model Ex		m Assignment* Attendance		Examination (ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	

**Assignment to be given from Unit-5

Dr. P. Raja, Chairman - Bos

^{*} TE - Theory Exam, LE - Lab Exam

Department	Elect	ronics and Communication Engineering		Progi	ramme	: M.Tech	ı VLSI	& ES					
Semester		Course Category: End Semester PE TE Periods/Week Credit Maxim											
Course Code		P23VEE104		····•	·· T	Credit	}	mum Ma	T				
			L	Τ	Р	C	CAM	ESE	TM				
Course Name		Real Time Systems	3	0	0	3	40	60	100				
	On co	mpletion of the course, the students will b	e able	to				BT Ma (High Leve	est				
Course	CO1	Distinguish Real time operating systems ar	nd oper	ating sys	stem.			ŀ	(3				
Outcome	CO2	Describe multitask scheduling involved in re	eal time	system	s.			ŀ	(3				
	CO3	Explain the programming language and too	ıls.					ŀ	(3				
	CO4	Illustrate the concepts on real time Databas	ses.					ŀ	(3				
	CO5	Illustrate the characteristics of real time sys	tems.					ŀ	(3				
Unit - I	Introd	uction						Perio	ds: 9				
	<u>i</u>	n Real Time Computing – Structure of a	Real T	ime Sv	stem -	- Task o	lasses	. 0.10					
Real-time Syst and Reliability.	ems – C Basic C heduling	for Real Time Systems – Estimating Programs of Real-time systems – Application of Scheduling: Real-time application of Independent Tasks: Basic on-line algorithms	itions ons - Bas	f Real-ti	me Sy epts fo	rstems – or real-tim	Safety ne task	co)1				
Unit - II		luling in Real-Time Systems						Perio	ds: 9				
Scheduling sch time tasks wi	nemes fo th varyii	nt Tasks: Tasks with precedence relationshing the handling overload: Scheduling techniques in timing parameters - Handling overloating and comparison with uniprocessor scheduling and comparison with uniprocessor with uniproces	n overlo d cond	oad cond	litions	- Handlin	g real-	CC)2				
Unit - III	···•	amming Language and Tools						Perio	ds: 9				
structures Fac	ilitating I	les and Tools – Desired language chara Hierarchical Decomposition, Packages, Rur erics – Multitasking – Low level program	n time	(Excepti	on) É	rror hand	dling –	CC)3				
Unit - IV	Real T	ime Databases						Perio	ds: 9				
Databases, Tr Algorithms, Tw	ansactio o – pha	 Basic Definition, Real time Vs General n priorities, Transaction Aborts, Concurren se Approach to improve Predictability – Ma al Time Systems. 	icy cor	ntrol issu	ies, D	isk Sche	eduling	co)4				
Unit - V	···•	ctional Activities						Perio	ds: 9				
Simulation of T	ask sche	eduling and Management-Real Time Databas	e syste	m-Case	study			CO)5				
Lecture Pe	riods: 45	Tutorial Periods: -	Pract	tical Per	iods:	-	Total Pe	riods: 4					
2. Francis Ltd., 20	Bennett, Gennett, Gen	"Real-time Computer Control", Second Edition Joelle Delacroix and ZoubirMammeri, "Sche Real-time systems Upper Saddle River, N.J.:	duling	in Real-	Time S	Systems",		/iley &S	ons				

- 3. Liu, Jane W. S.Real-time systems Upper Saddle River, N.J.: Prentice Hall, cop. 2000.
- 4. Mall Rajib, "Real Time Systems", Pearson Education, 2009

- 1. nptel.ac.in/courses/106105036
- 2. http://www.slideshare.net/sanjivmalik/rtos-concepts



- 3. http://class.ece.iastate.edu/cpre458/lecture_notes.htm
- 4. http://www.eecs.umich.edu/courses/eecs571/lectures/lecture1-intro

COs		Pr	ogram Out	comes (PC)s)		Program Specific Outcomes (PSOs)					
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3			
1	2	-	3	3	1	1	3	-	3			
2	2	-	3	3	1	1	3	-	3			
3	2	-	3	3	1	1	3	-	3			
4	2	-	3	3	1	1	3	-	3			
5	2	2	3	3	2	1	3	-	3			

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		(Continuous Asses	sment Marks (CAN	1)	End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	1	0	15	10	5	60	100

^{**}Assignment to be given from Unit-5

Dr. P. Raja, Chairman - Bos

^{*} TE - Theory Exam, LE - Lab Exam

Department	Electr	onics and Communication Engineering		Pı	rogran	nme: M.T	ech VL	SI & ES	
Semester		l	Соц	ırse Ca PE	_	y: End	d Semeste	er Exam ΓE	Type:
0		P23VEE105	Peri	ods/W	eek	Credit	Max	imum M	arks
Course Code			L	Т	Р	С	CAM	ESE	TM
Course Name		Analog IC Design	3	0	0	3	40	60	100
	On co	mpletion of the course, the students will Design amplifiers to meet user specification		le to				(Highe	lapping st Level) K3
Course	CO2	Analyze the frequency and noise perform		of amo	lifiers				K4
Outcome	CO3	Design and analyze feedback amplifiers a				ımps		-	K4
	CO4	Design and analyze two stage op amps	110 01	ic stag	СОРС	шро			K4
	CO5	Design and analyze current mirrors and c	urrent	sinks	with M	IOS devic	es		K4
	<u> </u>		u	Omnto					
UNIT- I	Single	Stage Amplifiers						Peri	ods: 9
amplifier with a Differential and	ctive loa l Casco	d equivalent circuits and models, CS, Co d, Cascode and Folded Cascode configu de Amplifiers – to meet specified SR, n ng, high gain amplifier structures.	uratior	ns with	n acti	ve load,	designof	C	O 1
UNIT- II	Ţ T	requency and Noise Characteristics of A	mplif	iers				Peri	ods: 9
Cascode and I	Differenti	n of poles with nodes, frequency respons al Amplifier stages, statistical characterist rential Amplifiers.						c	O2
UNIT- III	:	ack and Single Stage Operational Amplif	iers					Peri	ods: 9
amplifier perfor	mance p	negative feedback circuits, effect of loadin arameters, single stage Op Amps, two-stag , power supply rejection, noise in Op Amps.	ge Op					C	О3
UNIT- IV	<u></u>	ty and Frequency Compensation of Two	<u> </u>	.				Peri	ods: 9
Using Cascode	Secon	Op Amp – Two Stage Op Amp Single Stagd Stage, Multiple Systems, Phase Marg Stage Op Amps, Slewing In Two Stage	in, Fr	equen	су Сс	mpensati	on, And	C	O4
UNIT- V	Instru	ctional Activities						Peri	ods: 9
		of MOSFET Amplifiers- Design of Op ar uency compensation of Two-stage Amplifier		vith Fe	edba	ck config	urations-	C	O5
Lecture Per	iods: 45	Tutorial Periods: -	Pr	actica	Perio	ods: -	Total	Period	s: 45
Reference Boo	ks								
 Willey M. Grebene 	.C. Sans , "Bipola Allen, Do	IOS: Circuit Design, Layout, And Simulatio en, "Analog Design Essentials", Springer, 20 r and Mos Analog Integrated Circuit Design' ouglas R .Holberg, "Cmos Analog Circuit De	006. ', Johr	า Wiley	& So	ns, Inc.,2(003.)2.
		tel.ac.in/courses/117/106/117106030/							
•		ses.nptel.ac.in/noc22_ee15/preview							
3. https://or	linecour	ses.nptel.ac.in/noc22_ee34/preview							

4. https://www.udemy.com/topic/analog-circuits/
* TE – Theory Exam, LE – Lab Exam

		Pr	ogram Out	comes (PC)s)		Program Specific Outcomes (PSOs					
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3			
1	2	-	-	2	-	-	1	-	-			
2	2	-	-	2	-	-	1	-	-			
3	2	-	-	2	-	-	1	-	-			
4	2	-	-	2	-	-	1	-	-			
5	2	-	-	2	2	-	1	-	-			

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accoment		Con	tinuous Asses	Л)	End Semester	Total	
Assessment	CAT 1	CAT 2	CAT 2 Model Assignment		Attendance	Examination (ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

	PROFESSIONAL ELECTIVE COURSES Professional Elective–II (Offered in Semester II)									
SI. No	Course Code	Course Title								
1	P23VEEC01	Design of Analog and Mixed VLSI Circuits								
2	P23VEEC02	Internet of Things and its Implementation								
3	P23VEE206	Modeling and Synthesis with Verilog HDL								
4	P23VEE207	Advanced Embedded System								
5	P23VEE208	Distributed Embedded Computing								

Department	Electronics and Communication Engineering Programme: M.Tech VLSI & ES Course Category: End Semester Exam Typ											
Semester		II	Cou	ırse Cate PE	egory:	End		er Exam TE	ı Type			
Course Code		P23VEEC01	Pe	riods/We	eek	Credit	Max	imum M	arks			
Course Code		PZ3VEECUI	L	Т	Р	С	CAM	ESE	TM			
Course Name	Desig	n of Analog and Mixed VLSI Circuits	3	0	0	3	40	60	100			
		Common to all the M.Tech (E	CE and	VLSI &	ES)							
	On comp	eletion of the course, the students will b						(Hiç	apping ghest evel)			
Course	CO1 Distinguish the concept of analog integrated circuits of ADC and DAC Specifications. CO2 Demonstrate the concept of Architecture of data converter.											
Outcome	CO2		ŀ	K 3								
	CO3	CO3 Contrast the about SNR in data Converter and filters.										
	CO4	CO4 Discover the concept of operational amplifiers and mixed signal circuits.										
	CO5	CO5 Operation and features of Phase locked loop mixed mode VLSI circuits and differential amplifier.										
Unit - I		onverters						Perio	ods: 9			
		nentals: Analog versus digital discrete tim nd hold characteristics - DAC specification						С	01			
Unit - II	Data Co	onverter Architectures						Perio	ods: 9			
-current steerir	ng - charg	tures: DAC architectures - digital input code e scaling – DACs - cyclic DAC - pipeline D e ADC - integrating ADC - successive appl	AC - AD	C archite				С	O2			
Unit - III	SNR in	Data Converters						Perio	ods: 9			
	(Excludir	nproving SNR using averaging (Excluding ang Decimating without averaging onwards) ers.						С	O3			
Unit - IV		onal Amplifiers and Mixed Signal Circui	its					Perio	ods: 9			
two stage Op-/ offset effects -	Amp - des -PSRR- n	sic differential pair - Gilbert Cell; Op-Amp: Fign of two stage Op-Amps - gain boosting oise – stability and frequency compensatis - sample and hold circuit- switched capac	- commo	on mode o stage o	Feedba	ack – sle p compa	w rate – arators–	С	O4			
Unit - V		tional Activities						Perio	ods: 9			
Design and sin	nulation o	f different VLSI Circuits: Current mirrors - I	· ·						O5			
Lecture Pe		Tutorial Periods: -	Prac	tical Pe	riods: -		Total Pe	eriods: 4	15			
eference Boo					—							
 Razav 	ı B, "Desi(gn of Analog CMOS Integrated Circuits", Ta	ata McG	raw Hill	∟dition,	2008.						

- 2. Baker R J, "CMOS: Circuit Design, Layout and Simulation", 3rd Edition, John Wiley and Sons, NJ, 2010
- 3. Karl Stephan, "Analog and Mixed-Signal Electronics", John Wiley and Sons, 2015
- Mourad Fakhfakh, Esteban Tlelo-cuautle and Rafael Castro-Lopez, "Analog/RF and Mixed-Signal CircuitSystematic Design", Springer-Verlag Berlin and Heidelberg GmbH & Co. KG, 2015

- 1. http://nptel.ac.in/courses/117101105/
- 2. http://nptel.ac.in/courses/117101106/
- 3. http://nptel.ac.in/courses/117106034/
- 4. https://freevideolectures.com/course/3676/cmos-mixed-signal-vlsi-design

^{*} TE – Theory Exam, LE – Lab Exam



600		Pr	ogram Out	comes (PO	s)		Program S	pecific Outcor	ric Outcomes (PSOs) PSO2 PSO3		
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	3	-		
2	2	-	3	3	-	1	3	3	-		
3	2	-	3	3	-	1	3	3	-		
4	2	-	3	3	-	1	3	3	-		
5	2	2	3	3	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assassment		Co	ontinuous Asse	M)	End Semester	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

Department	Electronics and Communication Engineering Programme: M.Tech. VLSI & ES											
Semester			II	Cou	rse Cate PE	gory:	End S		er Exam ⁻ F E	Гуре:		
Course Code		D	23VEEC02	Per	iods/We	ek	Credit	Max	imum M	arks		
Course Coue		Г.	23 V L L G U Z	L	Т	Р	С	CAM	ESE	TM		
Course Name	Inter	net of Thing	s and its Implementation	3	0	0	3	40	60	100		
		Co	ommon to all the M.Tech (Ed	CE and	VLSI &	ES)						
	On coi	mpletion of	the course, the students wil	I be ab	e to				Ma (Hig	BT pping ghest vel)		
Course	CO1	Articulate tl	ne main concepts, key techno	logies, s	strength	and limi	itations	of IoT	k	(2		
Outcome	CO2	Identify the	architecture, infrastructure m	odels of	IoT				P	(2		
	CO3	Analyze the	e networking and how the sen	sors are	commu	ınicated	in loT.		k	(3		
	CO4	Analyze an	d design different models for	loT impl	ementat	ion.			k	(3		
	CO5	CO5 Identify and design the new models for market strategic interaction.										
Unit-I Introduction to Internet of Things & UML												
Unit-I Introduction to Internet of Things & UML Rise of the machines – Evolution of IoT – Web 3.0 view of IoT – Definition and characteristics of IoT – IoT												
Enabling Techr ecosystem –Sm	nologies nart Obje ified Mod	 IoT Archite cts and Conr leling Langua 	ecture Fog, Edge and Clor necting Smart Objects - IoT le age (UML). IoT Models: Doma	ud in lo ^r vels and	T – Fun d deploy	ctional I ment te	olocks omplates	of an Ioī	С	01		
Unit-II	···		rotocols of IOT						Peri	ods: 9		
RFID, WSN, Some Middleware (Te	CADA, N echnologi	/I2M- Zigbee ical Require	/SN, SCADA, M2M –Interope e, KNX, BAC Net, MODBUS ments of 5G Systems - Per – Resource management in I	- Challe spective	enges Ir	ntroduce	ed by 5	G in Io1	Γ <u> </u>	O2		
Unit-III	•••		nd Networking						Peri	ods: 9		
802.15.4e, 190	1.2a, 80	2.11ah and	and MAC layers, topology and LoRaWAN – Network Layer P for loT: From 6LoWPAN to 6	: IP vei	rsions, (Constrai	ned No	des and	ر ر	О3		
Unit-IV	IOT Im	plementation	on Tools						Peri	ods: 9		
	sor-base	d application	to different loT tools, deve through embedded system p aspberry Pi							O4		
Unit-V	. 1	ctional Activ							<u>L</u>	ods: 9		
Home automati Health and lifes			Environment – Energy – Reta	ail – Log	gistics –	Agricul	ture – I	ndustry	- C	O5		
Lecture Per			Tutorial Periods: -	Pract	ical Per	iods: -		Total P	eriods: 4	45		
Reference Boo												
2. Vijay M	adisetti a	ınd Arshdeer	ngs in the cloud:A middleware o Bahga, "Internet of Things (A os., Mulligan, Catherine., Kar	A Hands	-onAppr	oach)",	VPT, 19	st Editior		David.		

- 3. Holler, Jan., Tsiatsis, Vlasios., Mulligan, Catherine., Karnouskos, Stamatis., Avesand, Stefan., Boyle, David. Internet of Things. Netherlands: Elsevier Science, 2014.
- 4. Pethuru Raj and Anupama C. Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", CRC Press, 2017.

- 1. http://www.abouttheinternetofthings.com/category/iot-features/
- 2. https://nptel.ac.in/courses/106/105/106105166/



- 3. https://lecturenotes.in/subject/370/internet-of-things-iot
- 4. https://www.codeproject.com/Learn/loT/

COs		Pr	ogram Out	comes (PC	Os)		Program S	Specific Outcor	nes (PSOs)
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	-	1	3	-	3
2	2	-	3	3	-	1	3	-	3
3	2	-	3	3	-	1	3	-	3
4	2	-	3	3	-	1	3	-	3
5	2	2	3	3	2	1	3	-	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Cont	inuous Asses	1)	End Semester Examination	Total		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks		10 15 10 5		60	100			

^{**}Assignment to be given from Unit-5

^{*} TE - Theory Exam, LE - Lab Exam

Department Electronics and Communication Engineering Programme: M.Tech VLSI & ES Course Category: End Semester Exam										
Semester		II	С		Categor E	y:	End 9	Semes	ter Exan TE	n Type:
Course Code		P23VEE206	F	eriods/	··•	Cre			kimum M	7
			L	Τ	Р	С		CAM	ESE	TM
Course Name	Mod	eling and Synthesis with Verilog HDL	3	0	0	3	3	40	60	100
		npletion of the course, the students will							(Highes	apping st Level)
Course	CO1	Recognize the basic conventions of Verilo Define the various delay models of behavi							K3	
Outcome	CO2			(3						
	CO3	Synthesize the combinational and sequen			<u> </u>	'erilog	HDL			< 4
	CO4	Synthesize the digital circuits using Switch			<u> </u>					< 4
	CO5	Carryout the HDL for various higher end c	ircu	its using	CAD	001.			r	< 4
Unit - I	Hard	ware Modeling with Verilog HDL							Perio	ods: 9
methodology, Ar	rays, Uspes an	h Verilog HDL, Hierarchical descriptions sing Verilog for synthesis, Event driven s d operators, User-defined primitives: Co	imu	lation a	nd test	bend	hes,	Logic		O1 ods: 9
Verilog models of Delays, Delay eff function, Events	of propa fects and Proces	Igation delay, Built-in constructs, Inertial d Pulse rejection, Race condition in Verilog s control, Disable a block, Watchdog, de Behavioral descriptions in Verilog HDL.	, Ty	pes of r	ace cor	ndition	ı, Tas	k and		O2
Unit - III		nesis of Combinational Logic &Sequenti	al L	ogic					Perio	ods: 9
Methodology, S Resources, Thre	tyles fo e-State	nal Logic, HDL-Based Synthesis, Technolor Synthesis of Combinational Logic, T Buffers, Outputs and Don't Cares, Synthos, Registered Combinational Logic, Shift F	ech esis	nology of Sec	Mappii quential	ng ar Logid	nd SI	hared	С	О3
Unit - IV		nesis of Language Constructs & Switch							Perio	ods: 9
CMOS Transmis	sion ga	constructs, MOS Transistor Technology, Ses, Bi-Directional gates (Switches), Signa and Resolution of Signal Strengths, Signal	l Str	engths,	Streng	gth Re	ducti	•	С	O4
Unit - V		ıctional Activities							Perio	ods: 9
		lesign Automation tools-An overview of the ectrum -Xilinx ISE - Quartus II - VLSI backe							С	O5
\$			•						<u></u>	

Reference Books

- 1. M,D,Ciletti, "Modeling, Synthesis and Rapid Prototyping with the Verilog HDL", Prentice Hall, 2006
- 2. Steven M. Rubin, "Computer Aids for VLSI Design", http://www.rulabinsky.com/cavd (free online book),1997.
- 3. M,G, Arnold, "Verilog Digital Computer Design", Prentice Hall, 2006
- 4. Simon Monk, 'Programming FPGAs: Getting Started with Verilog', McGraw-Hill Education, 2016

- 1. http://web.ewu.edu
- 2. http://nptel.iitm.ac.in
- 3. http://www.asic-world.com/verilog/veritut.html
- 4. https://www.intel.com/content/www/us/en/programmable/support/training/course/ohdl1120.html

^{*} TE - Theory Exam, LE - Lab Exam



COs		Pro	ogram Out	comes (PC	Os)		Program S	pecific Outcon	es (PSOs) PSO3	
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	-	1	3	3	-	
2	2	-	3	3	-	1	3	3	-	
3	2	-	3	3	-	1	3	3	-	
4	2	-	3	3	-	1	3	3	-	
5	2	2	3	3	2	1	3	3	-	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Cont	inuous Asses)	End Semester	Total		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

^{**}Assignment to be given from Unit-5

Semester	r II Course Category								End Seme			туре			
Comester		•			PE				- T		TE aximum Marks				
Course Code		P23VEE207		eric	ods/V	Veel		Cred			· •				
			L		Τ		P	С		M۸	ESE	TM			
Course Name		Advanced Embedded System	3		0		0	3	4	0	60	100			
	On co	mpletion of the course, the students w	ill be a	able	e to						BT Ma (Highes				
	CO1	CO1 Insight into the significance of the role of embedded system for automotive applications.													
	CO2	Illustrate the need, choice of sensors and actuators and interfacing with ECU										3			
Course Outcome	CO3	Develop the Embedded concepts for systems	vehic	le	man	age	ment	and	contr	ol	K	3			
	CO4	Demonstrate the need of Electrical vehicle and able to apply the embedded										3			
	Improved Employability and entrepreneurship ability due to knowledge up gradation on recent trends in embedded systems design and its application in automotive systems.										К3				
11:4	D:-	of Electronic English Control Control									Dan!a	-l ^			
Unit - I		of Electronic Engine Control Systems ystems, fuel economy, air-fuel ratio, emis		:t-							Perio	as: 9			
for Automotive ap Introduction to Al	plicatior JTOSAF	ers- Electronic control Unit- Hardware & sons – open source ECU- RTOS - Concept R and Introduction to Society SAE- Functive system components.	for En	gin	e ma	nag	eme	nt-Ŝta	ndard	s;	CC)1			
Unit - II		ors and Actuators for Automotive									Perio	ds: 9			
		ors interface to the ECU, conventional sel ensor- smart sensors- MEMS/NEMS se									CC)2			
Unit - III	Vehic	le Management Systems		••••••							Perio	ds: 9			
electronic ignitior suspension - ele schematic for inte management syst	n- Adap ctronic erfacing em, pov	ol-engine mapping, air/fuel ratio spark ti tive cruise control - speed control-ant steering , Automatic wiper control- bod with EMS, ECU. Energy Management s ver management system-electrically assist ad Collision Avoidance.	i-lockir y cont system	ng rol fo	brak syst r ele	ing em ctric	syst ; Ve ; veh	em-ele hicle icles-	ectron syste Batte	ic m ry	CO)3			
Unit - IV		ard Diagnostics and Telematics									Perio	ds: 9			
On board diagno communication pvehicle communi	sis of v rotocols cations- lashboa	rehicles -System diagnostic standards a Bluetooth, CAN, LIN, FLEXRAY, MOS Navigation- Connected Cars technolord rd display and Virtual Instrumentation, mo	T, KŴ gy –	P2 Tra	:000 ackin	and	l rec Secι	ent tro	ends or da	in ta	CC				
Unit - V		ctional Activities									Perio	ds: 9			
Simulation and n		of automotive system components - De Communication Protocols	esignir	ng	a Sr	nart	Sen	sor N	letwor	k-	cc				
Lecture Perio		Tutorial Periods: -	Prac	ctic	al Pe	erio	ds: -		Tot	al P	eriods:	45			
eference Books															
2. Jack Erjave	ec,JeffAı	," Understanding Automotive Electronics", rias,"Alternate Fuel Technology-Electric ,F motive Electricals / Electronics System an	lybrid8	k Fι	uel C	ell \					2012.				

4. Uwe Kiencke, Lars Nielsen, "Automotive Control Systems: For Engine, Driveline, and Vehicle", Springer; 1 edition, March 30, 2000.

Web References

- 1. https://archive.nptel.ac.in/courses/107/106/107106088/
- 2. https://edisciplinas.usp.br/pluginfile.php/7518064/mod_resource/content/1/Automotive%20Electronics.pdf
- 3. https://training.uplatz.com/online-it-course.php?id=automotive-electrics-and-automotive-electronics-469
- 4. https://www.udemy.com/course/basics-of-automotive-electronics/

COs/POs/PSOs Mapping

600		Pr	ogram Out	comes (PC		Program Specific Outcomes (PSO				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	-	2	1	1	-	2	2	2	-	
2	2	3	2	2	2	3	2	2	-	
3	3	3	3	3	3	2	2	2	-	
4	3	3	3	3	3	2	2	2	-	
5	3	3	3	3	3	2	2	2	-	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accessment		Co	entinuous Asse	ssment Marks (CA	M)	End Semester	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	10		10 15		5	60	100	

**Assignment to be given from Unit-5

Dr. P. Raja, Chairman - Bos

^{*} TE - Theory Exam, LE - Lab Exam

Department	Electron	ics and Communication Engineering		Prog	gramme:	M.Tech	VLS	l & ES		
Semester		Semes	ter Exam TE	Type:						
Course Code		P23VEE208	Pe	riods/W	eek	Credit	Ma	aximum M	larks	
Course Code		P23VEE2U0	L	Т	Р	С	CAM	ESE	TM	
Course Name	Dis	tributed Embedded Computing	3	0	0	3	40	60	100	
	On com	pletion of the course, the students wil	ll be ab	e to				BT Ma (Highest		
Course Outcome	CO1		K3							
	CO2	KML	К3							
	Web page. CO3 Contrast embedded systems by using java and j2ME in web technology.								K 3	
	CO4 Discover the embedded agents for various criteria with benchmark embedded.								КЗ	
	CO5 Gain knowledge in distributed embedded computing architecture.								K4	
Unit - I	Internet	Infrastructure						Perio	ds: 9	
		on facilities –Open Interconnection stan management – Network Secuity – Clust			rea Net	works –	Wide	CC)1	
Unit - II	Internet	Concepts						Perio	ds: 9	
		ons of the internet Interfacing Inter IL Web page design through programmin						CC)2	
Unit - III	Embedo	ded Java						Periods: 9		
Introduction to Embedded Java and J2ME - embedded java concepts -IO streaming - Object serialization - Networking - Threading - RMI - multicasting - distributed databases - Smart Card basics - Java card technology overview - Java card objects - Java card applets - Web Technology for Embedded Systems.									CO3	
Unit - IV Embedded Agent									ds: 9	
	ased emb	bedded agents – Embedded agent of edded agents – Agent co-ordination mec le robots.						cc)4	
Unit - V		ional Activities						Perio	ds: 9	
Simulation of L	_ANs, WA	Ns, VPNs- Encryption protocols- Simulat	tion of m	ulti-thre	ading ap	plication	۱	CC)5	
Lecture Pe	eriods: 45	Tutorial Periods: -	Pract	tical Pe	riods: -		Total F	Periods: 4	45	

Reference Books

- 1. Bernd Kleinjohann, "Architecture and Design of Distributed Embedded Systems", Springer, 2014
- 2. Bernd Kleinjohann, K H (Kane) Kim and Lisa Kleinjohann, "Design and Analysis of Distributed EmbeddedSystems", Springer, 2014
- 3. M.Teresa Higuera-Toledano and Andy J. Wellings, "Distributed, Embedded and Real-time Java Systems", Springer-Verlag New York Inc., 2012
- 4. Wigglesworth,"Java Programming Advanced Topics, Cengage, 2010

- 1. http://www.oracle.com/technetwork/articles/javase/rmi-corba-136641.html
- 2. http://www.es.ele.tue.nl/~heco/courses/ECA/index.html
- 3. www.pa.icar.cnr.it/cossentino/AOSETF10/docs/jamont.ppt
- 4. http://philip.greenspun.com/panda/databases-interfacing

^{*} TE - Theory Exam, LE - Lab Exam



-00		Pr	ogram Out	comes (PC	Os)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	-	3		
2	2	-	3	3	-	1	3	-	3		
3	2	-	3	3	-	1	3	-	3		
4	2	-	3	3	-	1	3	-	3		
5	2	2	3	3	2	1	3	-	3		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accoment		Cor	ntinuous Asse	ssment Marks (CA	End Semester	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks		
Marks	10		10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

	PROFESSIONAL ELECTIVE COURSES Professional Floative-III (Offered in Semester II)									
	Professional Elective–III (Offered in Semester II)									
SI. No Course Code Course Title										
1	P23VEEC03	System-on-Chip Design								
2	P23VEE209	DSP Processor Architecture and Programming								
3	P23VEE210	Design for Verification Using UVM								
4	P23VEE211	Testing and Fault Diagnosis of VLSI Circuits								
5	P23VEE212	Soft Computing								

Department	Elect	ronics and Communication Enginee	ring		Progr	amme:	M.Tech.	Tech VLSI & ES			
Semester		III	Co	ourse	e Cateo PE	gory:	End Ser	nester TE		ype:	
Course Code		P23VEEC03	F	Peric	ods/We	ek	Credit	Max	imum M	arks	
Course Code		P23VEECU3	L		T	P	С	CAM	ESE	TM	
Course Name		System-on-Chip Design	3		0	0	3	40	60	100	
		Common to all the M.Tec	h (ECE and	VLS	SI & ES	5)					
	On co	mpletion of the course, the students	will be able	e to					T Mapp Ihest Le		
	CO1	Memorize the system architecture, software.							K2		
Course Outcome	CO2	Explain the basic concepts of procedelays.	essor archit	ectu	re and	instruc	tions and		K2		
	CO3	Describe external and internal memor	ry of SOC a	nd o	rganiza	ation.			K2		
	CO4	Explain SOC customization and recor	nfiguration to	echn	nologies	3.			K2		
	CO5	Apply the knowledge of SOC design i	in real time a	appli	cations).			K3		
Unit - I Introduction										9	
	Addressir	omponents of the system, Hardware ong. System level interconnection, an exity.							CO1		
Unit - II	Proces	ssors						F	Periods: 9		
in Processor M Delays, Branch	icro Arch es, More	Selection for SOC, Basic concepts in F litecture, Basic elements in Instruction Robust Processors, Vector Processo scalar Processors.	handling. B	uffe	rs: min	imizing	Pipeline -		CO2		
Unit - III	. i.	ry Design F for SOC						F	eriods:	9	
Organization, C Cache, Split –I,	Cache da and D –	nal memory, Internal Memory, Size, Sc ata, Write Policies, Strategies for line Caches, Multilevel Caches, Virtual to r assor – memory interaction.	replaceme	nt a	t miss	time, T	ypes of		CO3		
Unit - IV	·*·····	onnect Customization and Configurat	tion					F	Periods:	9	
SOC Customiza Mapping design	ation: An In onto	es, Bus: Basic Architectures, SOC Soverview, Customizing Instruction Pro Reconfigurable devices, Instance- ion -overhead analysis and trade-off an	cessor, Red Specific de	onfiç esigr	guration n, Cus	n Techr tomizat	nologies, ole Soft		CO4		
Unit - V Instructional Activities									eriods:	9	
	SOC Design approach: simulate and verify AES algorithms, design and evaluation of Image compression JPEG compression.										
Lecture Per	iods: 45	Tutorial Periods: -	Practical	Peri	iods: -		Tota	al Perio	ods: 45		
Reference Boo	ks										

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd. 2012.
- 2. ARM System on Chip Architecture Steve Furber –2nd Ed., Addison Wesley Professional 2000.
- 3. D. C. Black, J. Donovan, B. Bunton, A. Keist, SystemC: From the Ground Up, Second Edition, Springer, 2010.
- 4. P. Marwedel, Embedded System Design: Embedded Systems Foundations of Cyber-Physical Systems, Third Edition, Springer, 2018.

- 1. http://ic.sjtu.edu
- 2. http://nptel.iitm.ac.in
- 3. https://www.coursera.org/lecture/fpga-intro/programmable-system-on-chip-X5Gaq
- 4. https://ieeexplore.ieee.org/document/5490602

^{*} TE - Theory Exam, LE - Lab Exam



.00		Pr	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	3	-
2	2	-	3	3	1	1	3	3	-
3	2	-	3	3	1	1	3	3	-
4	2	-	3	3	1	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assassment	Continuous Assessment Marks (CAM) End Semester Examination								
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks		
Marks	1	0	15	10	5	60	100		

^{**}Assignment to be given from Unit-5

Department	Electronics and Communication Engineering	Programme: M.Tech VLSI & ES						
Semester	III	Course Category: End Semester Exam Ty PE TE				Гуре:		
Course Code	P23VEE209		iods/W	/eek	Credit	redit Maximum Marks		
Course Code			Т	Р	С	CAM	ESE	TM
Course Name	DSP Processor Architecture and Programming	3	0	0	3	40	60	100

	On c	On completion of the course, the students will be able to						
	CO1	Distinguish the various Data representations and Processors.	K2					
Course	CO2	Construct and analysis of various architecture of TMS320C Series.	K2					
Outcome	CO3	Compute and illustrate the Fast Fourier transform of TMS320C Series.	K3					
	CO4	Explains and compares DFT & FFT of fixed- and floating-point representation.	K3					
	CO5	Summaries the various algorithms for real world applications.	K4					

					- · · ·				
Unit - I	Digital Sign	al Processing Systems			Periods: 9				
System consid	derations – Im	processor architectures – Software de plementation considerations, Data rep Real time implementation consideration	oresentations, Finite word		CO1				
Unit - II	Digital Sign	al Processors			Periods: 9				
addressing, Ins	struction set, P struction set,	OC64x - Architecture overview, Mem rogramming considerations, system iss Pipeline Architecture, Programmin	ues. TMS320C67X – Arch	nitecture	CO2				
Unit - III		Periods: 9							
		algorithms – Decimation-in-time, Decir DC64x, Floating point implementation us		ed point	CO3				
Unit - IV	Fir and LIR	Filter Implementations			Periods: 9				
sampling meth	nod, IIR Filter-l	teristics, Structures, FIR Filter design Butterworth and Chebyshev Filter Des point implementation using TMS320C67	sign-, Fixed point implem		CO4				
Unit - V	Instructiona	I Activities			Periods: 9				
Design a FIR, I	IIR filter and im	plement in DSP processor. Develop pro	grams to perform various	process					
		orithm. Digital Signal Processor based of			CO5				
Cross correlation	on. Linear and	circular Convolution. DFT/FFT. Design o	of FIR filter. Design of IIR f	ilter					
Lecture Pe	Lecture Periods: 45 Tutorial Periods: - Practical Periods: - Total Periods: 45								

- 1. John G Proakis and Manolakis, "Digital Signal Processing Principles, Algorithms and Applications", Pearson, Fourth Edition, 2007
- 2. Avtar Singh and S. Srinivasan, Digital Signal Processing Implementations using DSP Microprocessors with Examples from TMS320C54xx, Cengage Learning India Private Limited, Delhi 2012.
- 3. Rulph Chassaing and Donald Reay, Digital Signal Processing and Applications with the C6713 and C6416 DSK, John Wiley and Sons, Inc., Publication, 2012.
- 4. A.V. Oppenheim, R.W.Schafer and J.R.Buck, "Discrete Time Signal Processing", Pearson, 2004.

- 1. http://www.nptel.iitm.ac.in/courses
- 2. https://link.springer.com
- 3. http://users.ece.utexas.edu/~bevans/hp-dsp-seminar/01_Introduction
- 4. http://meseec.ce.rit.edu/eecc722-fall2003/722-10-8-2003



^{*} TE – Theory Exam, LE – Lab Exam

		Pr	ogram Out	comes (PC	s)		Program Specific Outcomes (PSOs)			
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	-	1	3	-	3	
2	2	-	3	3	-	1	3	-	3	
3	2	-	3	3	-	1	3	-	3	
4	2	-	3	3	-	1	3	-	3	
5	2	2	3	3	3	1	3	-	3	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accessment		(Continuous Asses	sment Marks (CAN	Л)	End Semester	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	

^{**}Assignment to be given from Unit-5

Department	Electronics and Communication Engineering	Programme: M.Tech VLSI & ES						
Semester	III	Course Category: PE			End S	End Semester Exam Type: TE		
Course Code	P23VEE210	Per	riods/We	ek	Credit	Maximum Marks		
Course Code	PZSVEEZIU		Т	Р	С	CAM	ESE	TM
Course Name	Design for Verification Using UVM	3	0	0	3	40	60	100

	On cor	mpletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Understand the basic concepts of two methodologies UVM	K2
Course	CO2	Build actual verification components.	K3
Outcome	CO3	Generate the register layer classes.	К3
	CO4	Code testbenches using UVM.	K3
	CO5	Understand advanced peripheral bus testbenches.	K3

UNIT-I	Introductio	1			Periods: 9		
	И) -Overview	1 Testbench Architecture- The U - TLM, TLM-1, and TLM-2.0			CO1		
UNIT-II	Developing	Reusable Verification Componer	nts		Periods: 9		
the Sequencer Components- C	Modeling Data Items for Generation - Transaction-Level Components - Creating the Driver - Creating the Sequencer - Connecting the Driver and Sequencer - Creating the Monitor - Instantiating Components- Creating the Agent - Creating the Environment - Enabling Scenario Creation - Managing of Test-Implementing Checks and Coverage UNIT-III UVM Using Verification Components						
UNIT-III		Periods: 9					
-Verification Co	Creating a Top-Level Environment- Instantiating Verification Components - Creating Test Classes -Verification Component Configuration - Creating and Selecting a User-Defined Test - Creating Meaningful Tests- Virtual Sequences- Checking for DUT Correctness- Scoreboards- Implementing a						
UNIT-IV	UVM Using	the Register Layer Classes			Periods: 9		
	ification Envir	asses - Back-Door Access -Speci onment- Integrating a Register Mo		-	CO4		
UNIT-V		Periods: 9					
Implementation modelling	Implementation of Memory Transfer using Verilog-Test classes- Interfacing using DUT- Register class modelling						
Lecture Per	riods: 45	Tutorial Periods: -	Practical Periods: -	Total	Periods: 09		

- 1. The UVM Primer, An Introduction to the Universal Verification Methodology, Ray Salemi, 2013.
- 2. Chris Spear, Greg Tumbush," System Verilog for Verification: A Guide to Learning the Testbench Language Features"3rd edition, 2012.
- 3. Rosenberg, Sharon, and Meade, Kathleen. A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition. United Kingdom, Lulu.com, 2012.
- **4.** Rosenberg, Sharon, and Meade, Kathleen A. A Practical Guide to Adopting the Universal Verification Methodology (UVM). United States, Cadence Design Systems, 2010.

- 1. https://www.chipverify.com/uvm/uvm-tutorial
- 2. https://verificationguide.com/uvm/uvm-testbench-architecture/
- 3. https://www.udemy.com/course/learn-ovm-uvm/
- 4. https://www.cadence.com/en_US/home/training/all-courses/82143.html



COs		Pr	ogram Out	comes (PC	os)		Program Specific Outcomes (PSOs)			
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	1	-	1	1	2	-	1	-	-	
2	1	-	1	1	2	-	1	-	-	
3	1	-	1	1	2	-	1	-	-	
4	1	-	1	1	2	1	1	-	-	
5	1	-	1	1	2	1	1	-	-	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Con	ntinuous Asses	sment Marks (CAN	Ser					
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks			
Marks		10	15	10	5	60	100			

^{**}Assignment to be given from Unit-5

Department	Programme. W. rech. V							LOIGE)		
Semester		III	Со	urse (F	Categ E	ory:	End Sem	ester Exa TE	m Type:		
Course Code		P23VEE211	Peri	ods/W	/eek	Credit	Ma	ximum M	arks		
Course Code		FZJVEEZII	L	Т	Р	С	CAM	ESE	TM		
Course Name	Testir	ng and Fault Diagnosis of VLSI Circuits	3	0	0	3	40	60	100		
		mpletion of the course, the students will		ble to					Mapping est Level) K2		
	CO1 Interpret the different types of fault models										
Outcome	Course Generate test patterns to detect the fault in combinational circuits										
Outcome	CO3			K3							
	CO4 Design a circuit for testability										
		K2									
UNIT-I	. <u>i</u>	Modeling and Simulation						Per	iods: 9		
fault-Modeling	circuits	s- Functional versus structural testing-Leve for simulation- Algorithms for true-value ethods for fault simulation						C	001		
UNIT-II	Test G	Seneration of Combinational Circuits						Per	iods: 9		
Algorithms an Combinational compaction.	d repre ATPG	sentation- Redundancy identification- 6 algorithm-D-algorithm-PODEM-FAN-Te		g as gener		_	problem- ems-Test	C	CO2		
UNIT-III	Test G	Seneration of Sequential Circuits						Per	iods: 9		
ATPG for single sequential circu		synchronous circuits - Time-Frame expan	nsion	metho	od - S	Simulatio	on based	c	CO3		
UNIT-IV	Desig	n for Testability						Periods: 9			
scan registers-	Generic	ign for testability techniques- Controllabili s scan-based design- Classical scan desig dary scan standards						C	04		
UNIT-V	•	ctional Activities						Per	iods: 9		

Electronics and Communication Engineering

Lecture Periods: 45 **Tutorial Periods: -Total Periods: 45** Practical Periods: -

Reference Books

Department

- 1. Bushnell M.L. and Agrawal V.D., "Essentials of Electronic Testing for Digital, Memory and Mixed- Signal VLSI Circuits", Kluwer Academic Publishers, 2nd Printing, 2005.
- 2. Liu, Ruey-wen. Testing and Diagnosis of Analog Circuits and Systems. United States, Springer US, 2012.

Implementation of D-algorithm- Categorization of faults in schematic- Generation of test Patterns-

- 3. Abramovici, M., Breuer, M.A and Friedman, A.D., "Digital Systems and Testable Design", Jaico Publishing House, 13th Impression, 2012.
- 4. Laung Terng wang, Cheng wen wu, Xidogingwen, "VLSI Testing Principles and Architectures: Design for Testability", Morgan Kaufmann Publisher, 2nd Reprint, 2013.

Web References

1. https://onlinecourses.nptel.ac.in/noc20_ee76/preview

https://nptel.ac.in/courses/117105137

Design of simple circuits with scan registers

- 3. https://archive.nptel.ac.in/courses/106/103/106103116/
- 4. https://archive.nptel.ac.in/content/storage2/courses/106103116/handout/mod1.pdf
- * TE Theory Exam, LE Lab Exam



Programme: M.Tech. VLSI & ES

CO₅

		Pr	ogram Out	comes (PC	os)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	3	1	1	-	-	-	1	-	-		
2	3	2	1	-	-	-	1	-	-		
3	3	2	1	-	-	-	1	-	-		
4	3	2	1	-	2	-	1	-	-		
5	2	1	1	-	-	-	1	-	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accessment		Cor	tinuous Asses	ious Assessment Marks (CAM) End Semester						
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks			
Marks	1	0	15	10	5	60	100			

^{**}Assignment to be given from Unit-5

Department	Elec	tronics and Communication Engineering					Tech VLSI & ES					
Semester		III	Co		Catego E	ry:	End Sem	nester Exa TE	m Type:			
Course Code		P23VEE212	Peri	ods/W	eek	Credit	Ma	aximum M	arks			
Course Code		FZJVLLZ1Z	L	Т	Р	С	CAM	eximum Marks ESE T 60 10 BT Mappir	TM			
Course Name		Soft Computing	3	0	0	3	40	60	100			
	On c	ompletion of the course, the students will b	e able	e to				BT Mapping (Highest Level)				
	CO1	Explain the fundamental theory and conce different neural network architectures, alg limitations.						К	3			
Course	CO2	Apply fuzzy logic and reasoning to handle uproblems.	ncerta	inty ar	nd solv	e engine	eering	K	3			
Outcome	CO3	Apply genetic algorithms to combinatorial op	otimiza	tion pr	oblem	s.		K	3			
	CO4	Design hybrid system to revise the princip applications.	les of	soft c	omput	ing in va	arious	K	3			
	CO5	Apply modern software tools to solve computing approach and evaluate various given problem.										
Unit - I	Neur	al Network						Perio	ds: 9			
methods - com	nmon a	natical model - properties of neural networks - ctivation functions - application of neural Pitts - Back propagation NN - ADALINE - MA	netwo	rks; N	Veuron	archite	cture:					
Unit - II	Fuzz	y Sets & Logic						Perio	ds: 9			
		izzy sets - fuzzy relations - laws of proposition rickiers - inference - defuzzification methods.	onal lo	gic - i	nferend	ce - Pre	dicate	CC)2			
Unit - III	Gene	tic Algorithm						Perio	ds: 9			
		nction - selection of initial population - cross on straints handling and applications of travelling						CC	93			
Unit - IV	Hybr	id Systems						Perio	ds: 9			
		ased BPNN (Weight determination) - Neuro cture - learning - Fuzzy logic controlled genetic			ems -	Fuzzy I	3PNN	CC)4			
Unit - V	Instr	uctional Activities						Perio	ds: 9			
Simulation of F Processingusing		HSA and ACO related to either wireless no I tools.	etwork	ing or	Anter	nna or I	mage	CC	95			
Lecture Periods: 45 Tutorial Periods: - Practical Periods: - Tot								tal Period	s: 45			

- 1. S.N. Sivanandam, S.N. Deepa, "Principles of Soft Computing", 2nd Edition, John Wiley India, 2012.
- 2. S. Haykin, "Neural Networks A Comprehensive Foundation", 2nd Edition, Pearson Education, 2005.
- 3. T.S. Rajasekaran, G.A. VijaylakshmiPai, "Neural Networks, Fuzzy Logic & Genetic Algorithms Synthesis and Applications", Prentice-Hall India, 2003.
- 4. David E. Goldberg, Genetic Algorithm in Search Optimization and Machine Learning Pearson EducationIndia, 2013

- 1. http://www.vssut.ac.in/lecture_notes/lecture1423723637.pdf
- 2. https://lecturenotes.in/subject/124/soft-computing-sc
- 3. https://nptel.ac.in/courses/106/105/106105173/
- 4. https://www.tutorialspoint.com/fuzzy_logic/index.htm



00-		Pr	ogram Out	comes (PC	Os)		Program Specific Outcomes (PSOs)			
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	1	1	3	-	2	
2	2	-	3	3	1	1	3	-	2	
3	2	-	3	3	1	1	3	-	2	
4	2	-	3	3	1	1	3	-	2	
5	2	2	3	3	2	1	3	-	2	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Contin	uous Asse	End Semester	Total		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10)	15	10	5	60	100

^{**}Assignment to be given from Unit-5

	PROFESSIONAL ELECTIVE COURSES										
Professional Elective–IV (Offered in Semester III)											
SI. No	SI. No Course Code Course Title										
1	P23VEEC04	Real Time Operating System									
2	P23VEEC05	Cloud computing and Distributed System									
3	P23VEE313	VLSI Signal Processing									
4	P23VEE314	High Speed Digital Design									
5	P23VEE315	Nanoelectronics									

Department	Elec	tronics	and Com	municatio	n Engineerii	ng	Prog	ramme: M.Tech VLSI & ES ory Code: End Semester Exam T							
Semester				III		Course	Catego PE	ry Code:	End S		r Exam E	1 Туре			
Course Code			P20\	/EEC04		Pe	eriods/W	eek	Credit	<u> </u>	mum N	Лarks			
						L	T	Р	C	CAM		TM			
Course Name		Rea	al Time Op			3 =CE and V	0	0	3	40	60	100			
					ne M.Tech (E					RT	Марр	ina			
	On co	mpletion	on of the o	course, the	e students w	vill be able	to				hest Le				
	CO1 Define and demonstrate understanding of key real-time system terminology and design issues. Analyze and compare process scheduling algorithms (round robin, fixed priority, dynamic priority) considering real-time constraints, and choose the optimal one for specific needs.										K2				
Course											K4				
Outcome	CO3	critica	l sections t	o guarante	or enforcing e correct sys	tem behav	ior.		_		К3				
	CO4	ed loop s.		K2											
	CO5 Design and implement real-time control systems using embedded hardware (e.g., CAN bus) and RTOS capabilities to achieve desired behaviors and meet real-time constraints.											КЗ			
Unit-I	Basic	real tin	ne concep	ıts						P	eriods	. g			
Terminologies -	<u>L</u>		.		lardware Dev	elopments	– Hardv	ware Inte	rfacing	-	J.1040				
CPU – RISCMemory Mappe			•			zation – Di	rect Me	mory Ac	cess -		CO1				
Unit-II	<u>i</u>	.	erating sy							P	eriods	: 9			
Real Time Ke Foundations of Fixed Priority S Queues – Sema	Real Ti	me Ope	erating Sys	stems: Pro	cess schedu	ling – Rou	nd Robi	n Sched	uling –		CO2				
Unit-III	···· !	urces -	resource a	access co	ntrol					P	eriods	: 9			
Enforcement of Resource conte – Non Preempt Protocol.	ention an	d Resou	urce Acces	s Control: I	Priority Invers	sion, Timin	g Anoma	alies, Dea	adlock		CO3				
Unit-IV	WinC	E								P	eriods	: 9			
Introduction Wi Kernel, OAL, E Comparison of	xplanatio	n of CF	PU, SOC, I	Platform, N	имu, ммu f	or ARM ba	sed dev	rices in V	VinCE,		CO4				
Unit-V	Instru	ctional	l Activities							P	eriods	: 9			
Design and sir RTOS for the a			-	_	-						CO5				
Lecture P	eriods: 4	.5	7	Tutorial Pe	eriods: -	Pract	ical Per	iods: -	То	tal Per	iods: 4	1 5			
Reference Bo	ok					<u>I</u>		<u></u>							

- 1. Phillip A. Laplante, "Real Time System Design and Analysis", John Wiley & Sons Publications, 2004.
- 2. Jane W.S. Liu, "Real Time Systems", Prentice Hall, 2000.
- 3. Samuel Phuns, Professional Windows Embedded CE 6.0, Wrox, 2008.
- 4. Rajkamal, Embedded System, Tata McGraw Hill, 2003.

Web References

- 1. http://www.nptel.iitm.ac.in
- 2. http://www.ocw.mit.edu.
- 3. http://web.iiit.ac.in/~bezawada/CN.html
- 4. https://www.tutorialspoint.com/Real-Time-Embedded-Systems

COs/POs/PSOs Mapping

Cos		Prog		Program Specific Outcomes (PSOs)					
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	-	2
2	2	-	3	3	1	1	3	-	2
3	2	-	3	3	1	1	3	-	2
4	2	-	3	3	1	1	3	-	2
5	2	2	3	3	2	1	3	-	2

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accomment		Continu		End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment* Attendance		(ESE) Marks	Marks	
Marks	10		15 10 5		5	60	100	

*Assignment to be given from Unit-5



^{*} TE – Theory Exam, LE – Lab Exam

Department	Elect	ronics and Communicati	on Engineering		Pr	ogramn	ne: M.Te	ch VLS	SI & ES			
Semester		III		Cour	se Cate Pi		ode: End	d Seme	ster Exan	n Type:		
Course Code		P23VEEC05			eriods/V	Veek	Credit		ximum Ma			
				L	Т	Р	С	CAM		TM		
Course Name	Clo	oud Computing and Distri	_	45	0	0	3	40	60	100		
			II the M.Tech (EC			k E3)			BT Map	ping		
		completion of the course,							(Highest			
	CO1	Understand cloud compu	ting architecture a	nd de	oloymer	t mode			К3			
Course	CO2	Outline cloud service mod		K2								
Outcome	CO3	Implement Parallel and D		K3	i							
	CO4	Deploy applications over		K3								
	CO5	Solve a real-world problem using cloud computing through group										
Unit-I	Clou	d Architecture							Period	ls: 9		
Reference Mode	el- Clou	astructure- Cloud Computi ad System Architecture- Cloud Federation- Cloud Ecosyste	oud Deployment N	/lodel-	Basic I	Principle		- ;	CO1			
Unit-II	Clou	d Service Models							Period	ls: 9		
and Interconnec	ction N	, Private, and Hybrid Cloud etworks: Warehouse-Scale loud Architecture Design - <i>A</i>	e Data-Center De	esign-l	Data Ce	enter In			CO2	2		
Unit-III	Distr	ibuted System Models							Period	s: 9		
Service-Oriented	d Archi	ve Computers-Cloud Con tecture (SOA)-Parallel and tergy Efficiency in Distribute	Distributed Progra						COS	3		
Unit-IV		ramming Paradigms							Period	s: 9		
Hadoop Library	from A	ed Programming Paradigm pache-Dryad and DryadLII pplications to Parallel and [NQ from Microsoft	t-Saw			•		CO4			
Unit-V	<u>.</u>	uctional Activities							Period	ls: 9		
-		of Google App Engine-A pen Nebula, Sector/Sphere		d Micr	osoft A	zure -	Open-Sc	urce	COS	5		
Lecture			ial Periods: -	Prac	ctical Pe	eriods:	-	Total F	Periods: 4	5		
Reference Boo		<u> </u>										
Internet of	Things asan,	k Dongarra, Geoffrey C. Fo s",2011 J. Suresh, "Cloud Comp			·				_			
3. Thomas Pearson E	Erl, Ric Educati	cardo Puttini, Zaigham M on (US),2013.						-				
4. Frank M.	Groom	, Stephan S. Jones, "Enter	prise Cloud Comp	uting	tor Non	-Engine	ers", Tay	lor & F	rancis Ltd	a, CRC		

Web References

Press, 2018

1. https://www.iare.ac.in/sites/default/files/lecture_notes/CC%20LECTURE%20NOTES.pdf



- 2. https://nptel.ac.in/courses/106/105/106105167/
- $3. \quad \text{https://mrcet.com/downloads/digital_notes/CSE/IV\%20Year/CLOUD\%20COMPUTING\%20NOTES.pdf}$
- 4. https://nptel.ac.in/courses/106/106/106106107/

COo		Pro	ogram Outco	omes (PO	s)		Program S	pecific Outc	omes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	2	1	2	-	2
2	2	-	3	3	2	1	2	-	2
3	2	-	3	3	2	1	2	-	2
4	2	-	3	3	2	1	2	-	2
5	2	2	3	3	2	1	2	-	2

Correlation Level: 1 - Low, 2 - Medium, 3 - High

		Continu	ous Assessment	Marks (CAM)		End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{*}Assignment to be given from Unit-5

^{*} TE – Theory Exam, LE – Lab Exam

Department	Electro	nics and Communication Engineering		Prog	gramme:	M.Tecl	n VLSI a	& ES				
Semester		III	Course	Categor PE	ry Code:	End		er Exam E S	Type:			
Course Code		P23VEE313	Pe	eriods/W	eek	Credit		kimum M	arks			
			L	Т	Р	С	CAM	ESE	TM			
Course Name		VLSI Signal Processing	3	0	0	3	40	60	100			
	On con	npletion of the course, the students wil	l be abl	e to				BT Ma (Highes				
	CO1 Understand VLSI design methodology for signal processing systems.											
Course	CO2	•	K	3								
Outcome	CO3	CO2 Design an application off Unfolding in Signal processingCO3 Design Systolic Design for Space Representations										
	CO4	Implement VLSI algorithms in DSP.						K	4			
	CO5	Implement basic architectures for DSP	using C	AD tools	3		İ	K	4			
Unit-l	Dinalin	ing And Parallel Processing						Pario	ds: 9			
Techniques Unit-II Unfolding: Intro and Retiming	Unfoldi oduction Applicati	Introduction, Definition and Properties, Solong And Retiming Application Of Unfolding an Algorithms for Unfolding, Properties on of Unfolding. Folding: Introduction s, Register Minimization in Folded Archite	ding of Unfol to Foldi	ding, Cr	ritical Par	th, Unfo	olding gister	Perio	ods: 9			
Unit-III	Fast Co	pnvolution						Periods:				
		duction, Cook, Toom Algorithm, Winogign of Fast Convolution Algorithm by Insp		orithm,	Iterated	Convol	ution,	СО	3			
Unit-IV	Systoli	c Architecture Design						Perio	ds: 9			
	cation ar	ray Design Methodology, FIR Systolic Ar nd 2D Systolic Array Design, Systolic						СО	4			
Unit-V	Instruc	tional Activities						Perio	ds: 9			
		ectures for DSP using CAD tools, Study nal processing algorithms and architecture		psys VC	CS simul	ation to	ol for	СО	5			
Lecture Pe	eriods: 4	5 Tutorial Periods: -	Practic	al Perio	ds: -		Total P	eriods:	45			
Durgesh Processi	K. Parhi. Nandan ing,Apple	VLSI Digital Signal Processing Systems, Basant Kumar Mohanty), Sanjeev Kumar Academic Press, Taylor and Francis 202	ar,VLS 3.	SI Archit	tecture fo	or Signa						

- 3. Mahesh Mehendale, Sunil D. Sherlekar, "VLSI Synthesis of DSP Kernels Algorithmic and Architectural Transformations",. Springer US, 2013.
- 4. Cosmin Radu Popa, "Synthesis of computational structures for analog signal processing", Springer 2011

- 1. https://archive.nptel.ac.in/courses/108/105/108105157
- 2. https://onlinecourses.nptel.ac.in/noc20_ee44/preview
- 3. https://ee.iitpkd.ac.in/node/61
- 4. https://lib.ui.ac.id/detail?id=20410828&lokasi=lokal

^{*} TE – Theory Exam, LE – Lab Exam



60-		Prog	gram Outco	omes (POs)		Program	Specific Ou	tcomes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	2	1	2	-	1	3	2	-
2	3	2	1	2	-	1	3	2	-
3	3	2	1	2	-	1	3	2	-
4	3	2	1	2	-	1	3	2	-
5	3	2	1	2	-	1	3	2	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accomment		Continu	ous Assessment	Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		10 15 10 5		5	60	100

^{**}Assignment to be given from Unit-5

Department	Electron	ics and Communication Engineering					ch VLSI					
Semester		III	Cours	se Cateo PE	gory Cod	le: End	d Semes	ter Exan	n Type			
Course Code		B001/EF044	Pe	riods/W	eek	Credit	Max	kimum M	larks			
Course Code		P23VEE314	L	Т	Р	С	CAM	ESE	TM			
Course Name		High Speed Digital Design	3	0	0	3	40	60	100			
	On com	pletion of the course, the students wil	l be abl	e to				BT Ma (Highest				
ř	CO1	Explain the basic transmission concept	ts.					K2	2			
Course	CO2											
Outcome	CO3	1										
	CO4											
	CO5	Able to determine optimization parame	ters thro	ough sir	nulation.			K4	1			
Unit-I	Modellin	g And Analysis Of Wires						Period	ds: 9			
Modeling of	wires, ge lines, loss	g And Analysis Of Wires ometry and electrical properties of w sless LC transmission lines, lossy RL					:	Period CO				
Modeling of transmission transmission I Unit-II	wires, ge lines, loss ines. Power D	ometry and electrical properties of wasless LC transmission lines, lossy RL istribution And Noise	C trans	mission	n lines a	and sp	ecial		1			
Modeling of transmission transmission Unit-II Power supply and symbiotic	wires, ge lines, loss ines. Power D network, last bypass c	ometry and electrical properties of wasless LC transmission lines, lossy RL	C trans	omissior	lines a	and sp	ecial	CO	1 ds: 9			
Modeling of transmission transmission Unit-II Power supply and symbiotic	wires, ge lines, loss ines. Power D network, less bypass corosstalk a	ometry and electrical properties of wasless LC transmission lines, lossy RL istribution And Noise local power regulation, IR drops, area becapacitors. Power supply isolation. Noise	C trans	omissior	lines a	and sp	ecial	CO Period	1 ds: 9 2			
Modeling of transmission transmission Unit-II Power supply and symbiotic supply noise, Unit-III Signaling model	wires, ge lines, loss ines. Power D network, la bypass corosstalk a Signaling des for trainect, drivin	ometry and electrical properties of wasless LC transmission lines, lossy RL istribution And Noise local power regulation, IR drops, area becaused apacitors. Power supply isolation. Noise and inter symbol interference. In Convention and Circuits Insmission lines, signaling over lumped to glossy LC lines, simultaneous bi-directions.	onding. source	On-chips in dig	b bypassital systemedia, sig	capacems, po	citors ower	CO Period	1 ds: 9 2 ds: 9			
Modeling of transmission transmission Unit-II Power supply and symbiotic supply noise, Unit-III Signaling mode	wires, ge lines, loss ines. Power D network, bypass corosstalk a Signaling des for trainect, drivind receiver	ometry and electrical properties of wasless LC transmission lines, lossy RL istribution And Noise local power regulation, IR drops, area becaused apacitors. Power supply isolation. Noise and inter symbol interference. In Convention and Circuits Insmission lines, signaling over lumped to glossy LC lines, simultaneous bi-directions.	onding. source	On-chips in dig	b bypassital systemedia, sig	capacems, po	citors ower	CO Period CO	1 ds: 9 2 ds: 9			
Modeling of transmission transmission transmission I Unit-II Power supply and symbiotic supply noise, Unit-III Signaling mod RC interconn transmitter and Unit-IV Timing fundar events, open	wires, ge lines, loss ines. Power D network, s bypass c crosstalk a Signaling des for tracect, driving d receiver Timing C mentals, time loop times.	ometry and electrical properties of wasless LC transmission lines, lossy RL istribution And Noise local power regulation, IR drops, area by apacitors. Power supply isolation. Noise and inter symbol interference. In Convention and Circuits Insmission lines, signaling over lumped to glossy LC lines, simultaneous bi-directircuits.	onding. source transmis ctional nents, e timing,	On-chips in dig	b bypass ital systemedia, sig g terming g timing:	capacems, ponaling nations signals	sitors ower over and	CO: Period Period CO:	1 ds: 9 2 ds: 9			
Modeling of transmission transmission transmission I Unit-II Power supply and symbiotic supply noise, Unit-III Signaling mod RC interconn transmitter and Unit-IV Timing fundar events, open	wires, ge lines, loss ines. Power D network, les bypass corosstalk a Signaline des for tracet, driving des receiver Timing C mentals, till loop time proceiver.	ometry and electrical properties of wasless LC transmission lines, lossy RL istribution And Noise local power regulation, IR drops, area by apacitors. Power supply isolation. Noise and inter symbol interference. In Convention and Circuits and Inserting lossy LC lines, simultaneous bi-directircuits. Convention And Synchronization aming properties of clocked storage eleming, level sensitive clocking, pipeline	onding. source transmis ctional nents, e timing,	On-chips in dig	b bypass ital systemedia, sig g terming g timing:	capacems, ponaling nations signals	sitors ower over and	CO: Period CO: Period	1 ds: 9 2 ds: 9 3 ds: 9			
Modeling of transmission transmission transmission I Unit-II Power supply and symbiotic supply noise, Unit-III Signaling mod RC interconn transmitter and Unit-IV Timing fundar events, open distribution, sy Unit-V	wires, ge lines, loss ines. Power D network, stypass corosstalk a Signaling des for trained receiver Timing C mentals, till loop time	ometry and electrical properties of wastess LC transmission lines, lossy RL istribution And Noise local power regulation, IR drops, area becapacitors. Power supply isolation. Noise and inter symbol interference. In Convention and Circuits Insmission lines, signaling over lumped to glossy LC lines, simultaneous bi-directionists. Convention And Synchronization ming properties of clocked storage eleming, level sensitive clocking, pipeline tion failure and meta-stability, clock domains.	onding. source transmis ctional nents, e timing, ains, clo	On-chips in dig	b bypass ital systemedia, sig g terming g timing: loop ti	and spands capace and spands and	over and clock	CO: Period CO: Period CO:	1 ds: 9 2 ds: 9 3 ds: 9 4 ds: 9			

- 1. William S. Dally& John W. Paulton, Digital System Engineering, Cambridge University Press, 2008.
- 2. Stephen H. Hall, Garrett W. Hall & James A. McCall, High-Speed Digital System Design A Handbook of Interconnect Theory and Design Practices, John Wiley & Sons, 2000
- 3. Stephen H. Hall & Howard L. Heck, Advanced Signal Integrity for High-Speed Digital Designs, John Wiley & Sons, 2009.
- 4. Masakazu Shoji, High Speed Digital Circuits, Addison Wesley Publishing Company, 2004.

- 1. https://pdfcoffee.com/digital-system-engineering-pdf-free.html
- $2. \quad https://dl.icdst.org/pdfs/files3/ba72c65e020de8871cf4c9d09753d759.pdf\\$
- 3. https://electronix.org.ru/books/high-speed-digital-design.pdf
- 4. https://www.keysight.com/us/en/assets/7123-1074/ebooks/End-to-End-High-Speed-Digital-Design.pdf

^{*} TE – Theory Exam, LE – Lab Exam



COo		Pro	gram Out	comes (P	Os)		Program Sp	pecific Outco	mes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	3	-
2	2	-	3	3	1	1	3	3	-
3	2	-	3	3	1	1	3	3	-
4	2	-	3	3	1	1	3	3	-
5	2	-	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Continu	ous Assessment	t Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

Department	Electro	Electronics and Communication Engineering Programme: M.Tech. VLSI & ES											
Semester			I	II		Co	ours	e Categ PE	ory Code	: End	Semes	ster Exan TE	n Type:
Course Code			D001/1				Pe	riods/W	eek	Credit	Max	ximum M	1arks
Course Coue			P23VI	=E315		L	-	Т	Р	С	CAM	ESE	TM
Course Name			Nanoele	ctronics		3	3	-	-	3	40	60	100
	On con	npletion	of the co	ourse, the s	students w	vill be al	ble	to				BT Ma (Highest	
	CO1	1		ced concep wave equat	•		-	ınd Und	erstand tl	ne impo	rtance	K	2
Course	CO2	Buildir	ng molecu	ılar-level de	vices and s	systems						K	3
Outcome	CO3		n of Carbontronics.	on-based N	lano electro	onics de	evice	es and	learn the	fundam	entals	K	3
	CO4	Summ	arize the	types and a	applications	of Nan	o el	ectronic	s memor	es.		K	3
	CO5	Able to	o use the	optimizatio	n technique	es to solv	ve tl	he real	world pro	olems		K	4
Unit-l	0	Maal	haniaa F	ree And Co								Perio	
Origin of Qua packets and electrons, ele chemical pote Wires, Quantu	uncertai ctrons co ential, Pa um Wells	nity-genonfined to rtial conf	eral post to a boun fined elec	ulates of dary region	Quantum of space	mechan and qua	ics- antu	Schro ım Num	dinger e bers, Fe	quation- rmi leve	free l and	СО	
Unit-II			Of Electro									Perio	ds:9
Kronig-Penny application of Density of sta	f Tunneli	ing-could	omb bloc	kade, singl								со	2
Unit-III	Nanow	ires, Bal	llistic Tra	nsport And	d Spin Tra	nsport						Perio	ds:9
Classical and transport mod Nanotubes an	del, quar	ntum res	sistance a	and condu	ctance, ori							СО	3
Unit-IV	Proces	sing An	d Techni	ques Of Na	anomateria	ıls						Perio	ds:9
Methods for o						liquid ph	nase	e synthe	esis-sol-G	el techr	nique-	СО	4
Unit-V	Instruc	tional A	ctivities									Perio	ds:9
Simulation-Transistor.	ansfer ch	aracteris	stics of Si	ngle level r	molecule, s	ingle Ele	ectr	on Trar	sistor an	d Field	Effect	СО	5
	Periods	: 45		Tutorial Pe	eriods: -		Pr	actical	Periods:	-	Tota	l Period	s: 45
Reference B	ooks												
2. Loutfy.	H.Madko	ur,"Nanc	electronic	of Nanoele cs Materials huang, "Qu	s-Fundame	ntals of	арр	lications	s"springe	,	', Camb	oridge Ur	niversity

- Michael A. Nielsen and Isaac L. Chuang, "Quantum Computation and Quantum Information", Cambridge University Press, 2000.
- 4. Kiyoo Itoh Masashi Horiguchi, Hitoshi Tanaka, Ultra Low voltage nano scale memories. Spl Indian Edition, Springer.

- 1. onlinelibrary.wiley.com > Materials Science > Analysis/Characterization of nano systems.
- 2. https://www.fisgeo.unipg.it/luca.gammaitoni/fisinfo/documenti-fisici/Electronics-beyond-nanoscale-cmos.pdf
- 3. https://scienceinfo.com/nanolithography-definition-techniques/
- 4. https://www.nanowerk.com/nanoelectronics.php

^{*} TE – Theory Exam, LE – Lab Exam



COs		Pi	rogram Out	comes (PC)s)		Progran	n Specific O (PSOs)	utcomes
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	3	2	-	2	-	2	-	-
2	2	2	1	-	1	-	2	-	-
3	2	-	1	-	1	-	2	-	-
4	2	1	1	-	2	-	2	-	-
5	2	-	1	-	1	-	2	-	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Continu	ous Assessment	t Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

	PROFESSIONAL ELECTIVE COURSES Professional Elective –V (Offered in Semester III)								
SI. No									
1	P23VEEC06	Edge Computing							
2	P23VEE316	CAD for VLSI Circuits							
3	P23VEE317	Advanced Image Processing							
4	P23VEE318	Hardware Software Co-Design							
5	P23VEE319	Micro-Electromechanical Systems							

Department	Elec	tronics and Communication Engineering			ogramn				
Semester		III	Cour		egory Co E	de: End	Semes	ter Exar TE	n Type
Course Code		P23VEEC06	Pe	riods/\	Veek	Credit	ł	kimum N	1arks
Oddisc Oddc			L	Т	Р	С	CAM	ESE	TM
Course Name		Edge Computing	3	0	0	3	40	60	100
		Common to all the M.Tech (EC	E and	VLSI 8	ES)				
	On c	ompletion of the course, the students will	l be ab	le to				BT Ma Highes)	
	CO1	Comprehend concepts on Edge computing	and its	s deploy	/ment			K2	
Course	Connectivity								
Outcome Co3 Identify and describe the key architectural features of Edge Computing and their network									2
CO4 Conceptualize applications implementing edge computing									3
	CO5	Identify and model Edge model using simul	lation t	ool				K	2
Unit-I	IoT A	and Edge Computing Definition And Use (Cases					Perio	ods:9
Edge computi	ng use	Computing Scenario's and Use cases - Edge cases, Edge computing hardware architecter cation Models - Edge, Fog and M2M.		• •	•			СО	1
Unit-II	IoT A	rchitecture And Core IoT Modules						Periods:	
Metcalfe's and Implementation	d Becks ns with	m,loT versus machine-to-machine versus, trom's laws, loT and edge architecture, F examples-Example use case and deployements, Implementation, Use case retrospec	Role of yment,	f an ar	chitect,	Understa	nding	СО	2
Unit-III	Non-	IP Based And IP-Based Wpan						Perio	
Non-IP Based	WPAN								ods:9
TCP/IP, WPAI	N with I	;802.15 standards, Zigbee, Z-wave, Bluer P – 6LoWPAN, IEEE 802.11 protocols an oplication Protocol.						CO	
TCP/IP, WPAI MQTT, Constra Unit-IV	N with I ained Ap Sec u	;802.15 standards, Zigbee, Z-wave, Bluer P – 6LoWPAN, IEEE 802.11 protocols an oplication Protocol. rity In Edge Devices	d WLA	AN, Edg	ge to Clo	oud Prot	ocols,		
TCP/IP, WPAI MQTT, Construction Unit-IV loT and Edge	N with I ained Ap Sec u Security	;802.15 standards, Zigbee, Z-wave, Blue P – 6LoWPAN, IEEE 802.11 protocols an plication Protocol.	ırity, Cı	N, Edo	ge to Clo	oud Prot	ocols,		3 ods:9
TCP/IP, WPAI MQTT, Construction Unit-IV loT and Edge	N with I ained Ap Secu Security ck chain	;802.15 standards, Zigbee, Z-wave, Bluer P – 6LoWPAN, IEEE 802.11 protocols an eplication Protocol. rity In Edge Devices Physical and hardware security, Shell secu	ırity, Cı	N, Edo	ge to Clo	oud Prot	ocols,	Perio CO	3 ods:9
TCP/IP, WPAI MQTT, Constra Unit-IV IoT and Edge Perimeter, Bloc Unit-V Deploy IoT Ed	N with I ained Ap Security ck chain Instructed Instruct	;802.15 standards, Zigbee, Z-wave, Bluer P – 6LoWPAN, IEEE 802.11 protocols an eplication Protocol. rity In Edge Devices Physical and hardware security, Shell securs and cryptocurrencies in IoT, Government reductional Activities Fulle to a virtual Linux device. Deploy IoT I of Linux Operating System porting. Use In	urity, Coegulati	AN, Edg	ge to Clo aphy, So I interver	oud Prot ftware-Dention	efined evice.	Perio CO	ods:9

- 1. Perry Lea," IoT and Edge Computing for Architects"-second edition, Packt, March, 2020
- 2. Mohiuddin Ahmed (Editor), Paul Haskell-Dowland (Editor), "Secure Edge Computing: Applications, Techniques and Challenges", CRC press, first edition, August 2021.
- 3. Asoke K Talukder and Roopa R Yavagal, "Mobile Computing," Tata McGraw Hill, 2010
- 4. Fog and Edge Computing: Principles and Paradigms by Rajkumar Buyya, Satish Narayana Srirama, Wiley, January 2019

- 1. https://www.youtube.com/watch?v=8WBPcfjftyw
- 2. http://acl.digimat.in/nptel/courses/video/106104242/L02.html
- 3. https://www.youtube.com/watch?v=ulCZQDUN0tc
- 4. https://www.youtube.com/watch?v=nPOUoJavYQc

^{*} TE – Theory Exam, LE – Lab Exam



COs		Pı	rogram Out	comes (PC	s)		Program Specific Outcomes (PSOs)		
	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	2	1	-	2	-	1	3	1
2	3	2	1	-	2	-	1	3	1
3	3	2	1	-	2	-	1	3	1
4	3	2	1	-	2	-	1	3	1
5	3	2	1	-	2	-	1	3	1

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Contin	uous Assessmer	nt Marks (CAM)		End Semester	Total Marks
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	TOtal Walks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

Department	Electronics and Communication Engineering Programme: M.Tech. VLSI & ES										
Semester			111	Cou	rse Cate P E		de:	End S	Semes	ter Exan TE	n Type:
Course Code		_		F	eriods/V	Veek	Cre	edit	Max	imum M	arks
Course Coue		P	23VEE316	L	Т	Р	(3	CAM	ESE	TM
Course Name		CAD fo	or VLSI Circuits	3	-	-		3	40	60	100
	On co	ompletion of	the course, the students w	ill be a	able to					BT Ma (Highest	
	CO1	Knowledge	On VLSI Design Methodolog	jies & (CAD Too	ols.				K3	
Course	CO2	Analyze The Design Auto	e Design Trade Off In Variou omation.	s Parti	tioning A	and Plac	emer	nt In V	'LSI	K2	
Outcome	CO3									К3	
	CO4 Analyze The Problem Formulations For Clock-Tree And Timing Performance Constraints								nce	K	3
	CO5	Demonstrat	e Different Levels Of Simula	tion An	d Synth	esis In V	LSI (Circuit	s	Κ	4
	4	-									
Unit-I	VLSI I	Design Meth	odologies And Algorithms							Perio	ds:9
Terminology of	Graph T	heory, Comp	ain, methods and Technolo outational Complexity, Graph and Bound, local Search, , Ta	Algori	thms, Tr	actable	and	Intract		CO	1
Unit-II	Partiti	oning & Pla	cement							Perio	ds:9
Extensions of th algorithm. Place	e Kernig ement	han-Lin Algo Optimization	ation goal ,Partitioning Algor writhm, Fiduccia-Mattheyses (n Objectives- Global Place dern Placement Algorithms,	FM) Alement,	lgorithm, Min-Cu	, Goldbe ut Place	rg ar men	nd Bur t, Ana	stein alytic	CO	2
Unit-III	Routii	ng								Perio	ds:9
	ohs - C	Channel Rou	gle-Net Routing - Full-Netli uting Algorithms - Switchb uting.							CO	3
Unit-IV	Trees	And Timing	Closure							Perio	ds:9
Routing - Moder Timing Analysis Bounded-Radius	n Clock and Pe s, Bound	Tree Synthe: rformance Co ded-Cost Alg	Concepts in Clock Networks sis, Zero Global Skew, Clock onstraints - Timing-Driven Pla porithm, Prim-Dijkstra Tradeo ormance-Driven Design Flow	Tree I aceme off - Pl	Buffering nt - Timi	J. ng-Drive	en Ro	outing,	, The	CO	4
Unit-V		ctional Activ							•	Perio	ds:9
Simulation – Gallogic Synthesis.	te level ı	modeling – S	witch level modeling- Combin	nationa	al Logic S	Synthesi	s -Tv	vo leve	el	CO	5
Lecture	Lecture Periods: 45 Tutorial Periods: - Practical Periods: - Total Periods: 45									5	

- 1. Andrew B. Kahng, Jens Lienig, Igor L. Markov and Jin Hu "VLSI Physical Design: From Graph Partitioning to Timing Closure", 2022.
- 2. Sahib H.Gerez, "Algorithms for VLSI design automation", John Wiley & Sons John Wiley & Sons, 2006.
- 3. Naveed A. Sherwani "Algorithm for VLSI Physical Design Automation", 3rd Edition, Springer, 2012.Sung Kyu Lim, "Practical Problems in VLSI Physical Design Automation", Springer, 2008.
- 4. ChristophnMeinel& Thorsten Theobold, "Algorithm and Data Structures for VLSI Design",1st Edition, Kluwer Academic Publisher, 2002.

- 1. https://www.ifte.de/books/eda
- 2. https://vast.cs.ucla.edu/software
- 3. https://www.scribd.com/doc/154485696/CAD-for-VLSI-Algorithms-for-VLSI-Design-Automation-by-Gerez
- 4. https://archive.nptel.ac.in/courses/106/106/106106088/

^{*} TE – Theory Exam, LE – Lab Exam



COs	Т ССО Марр		rogram Out	comes (PO	s)		Program Specific Outcome (PSOs)			
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	2	2	3	-	1	2	-	1	
2	2	2	2	3	-	1	2	-	1	
3	2	2	2	3	-	1	2	-	1	
4	2	2	2	3	-	1	2	-	1	
5	2	2	2	3	2	1	2	2	1	

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Assessment		Continu	ous Assessmen	t Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5



Department	Electronics and Communication Engineering Programme: M.Tech. VLSI & ES									
Semester			III	Course (Catego PE	ry Code:	End S		er Exam ΓE	Type:
Course Code		P23	VEE317	Per	iods/W	eek	Credit	Max	ximum N	/larks
Course Code		. 20	·	L	Т	Р	С	CAM	ESE	TM
Course Name		Advanced Im	age Processing	3	-	_	3	40	60	100
		·	e course, the students w							apping st Level)
	CO1		vanced concepts and tech	······					K	(2
Course	Apply advanced image processing algorithms for image enhancement segmentation, and feature extraction.									(3
Outcome										2
	CO4 Design and implement deep learning-based approaches for image analysi tasks.									4
	CO5	Apply state-of- problems	the-art image processing	algorithm	s and	tools to	solve co	mplex	K	(3
UNIT-I	Digital	Image Fundam	entals						Peri	ods:9
image processi	ng syste on in the	em, Elements of	damentals in digital ima f Digital Image, Processii ampling and Image Quan	ng systen	ns, Štru	ucture of	the Hu	man,	CO1	
UNIT-II	Image	Enhancement	and Restoration						Peri	ods:9
Sharpening – S	Spatial Fi models,	Itering – Freque its restoration	n Modification Technique ency Domain Filtering. Im- n and periodic Nosie	age Degr	adation	/Restora	ation Pro	cess	CC)2
UNIT-III	·		and Recognition						Peri	ods:9
Segmentation -	scontinu - Morpho and use	ities – Edge Lin plogy operations for scene analy	king and Boundary Deter s. Pattern classification - (sis and image understand	Clustering	g and M	/latching	- Knowl	edge	CC)3
UNIT-IV	Patteri	n Recognition							Peri	ods:9
Patterns and Pattern classes – Decision Theoretic Methods – Matching - Statistical (Parametric) Decision making – Optimum Statistical Classifiers – 2-D & n-D Decision boundaries – Distance Measures, Non-Parametric decision making: Single & K- Nearest neighbor classification – Adaptive decision boundaries – Adaptive discriminant functions – SVM classification – Clustering: Hierarchical clustering – Partitional clustering - K means Algorithm – Iso data algorithm.									DistanceAdaptiveCO4	
UNIT-V		ctional Activitie		<u> </u>					Peri	ods:9
Simulation on equalization us			Segmentation, Image	Restoration	on and	d perfor	m histo	gram	CC)5
Lectur	e Perioc	ls: 45	Tutorial Periods: -	Prac	ctical P	eriods:	-	Total	Periods	:: 45

- 1. "Digital Image Processing" By Rafael C. Gonzalez And Richard E. Woods, 4th Edition, Pearson Education, USA., 2018.
- 2. "Deep Learning" By Ian Goodfellow, Yoshua Bengio, Aaron Courville, MIT Press, 2016.
- 3. Anil K. Jain, Fundamentals Of Digital Image Processing, 1st Edition, Pearson India, 2015.
- 4. Ian Goodfellow, Yoshua Bengio, Aaron Courville, "Deep Learning," MIT Press, 2016.

- 1. https://nptel.ac.in/courses/117/105/117105079/
- 2. https://staff.fnwi.uva.nl/r.vandenboomgaard/IPCV20172018/LectureNotes/index.html
- 3. http://www.vssut.ac.in/lecture_notes/lecture1423722885.pdf
- 4. https://shodhganga.inflibnet.ac.in/bitstream/10603/152244/8/08_chapter%201.pd

^{*} TE - Theory Exam, LE - Lab Exam



COs		Pi	rogram Out	Program Specific Outcome (PSOs)					
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	-	2	2	-	-	1	-	2
2	3	-	2	2	-	-	1	-	2
3	3	-	2	2	-	-	1	-	2
4	3	-	2	2	-	-	1	-	2
5	3	-	2	2	3	-	1	3	2

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accomment		Continu	ous Assessmen	t Marks (CAM)		End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

		ics and Communication Engineering			ramme:				
Semester		III	Course C	PE				ES	
Course Code		P23VEE318	Period:	s/Wee	ek P	Credit C	Ma CAM	ximum M ESE	arks TM
Course Name	ŀ	lardware Software Co-Design	·····	0	0	3	40	60	100
								BT Ma	ppina
	On comp	eletion of the course, the students will						(Highest	
0	CO1	Understand Hardware software synthe						K2	_
Course Outcome	CO2	Synthesize System Communication in						K	
Outcome	CO3	Design the compiler development envi						K3	
	CO4	To optimize Hardware and Software C						K2	
	CO5	Implement the cosyma system and lyc	os system.					K4	1
UNIT-I	Co- Desi	gn Models:						Perio	ds: 9
Co- Design Models, Architectures, Languages, A Generic Co-design Methodology. Co- Synthesis Algorithms: Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis. Concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification									
UNIT-II Prototyping And Emulation:									
in emulation infrastructure. infrastructure,	and prote Target Arc Target Arch	n techniques, prototyping and emulation otyping architecture specialization to hitectures: Architecture Specialization in hitecture and Application System classe Data dominated systems (ADSP21060,	echniques, techniques, s, Architectı	syste Syste ure fo	em cor em Cor r contro	nmunio nmunio I domi	cation cation	CO	2
UNIT-III Compilation Techniques									
UNI I - III	Compila		11013320000	J), IVII	keu sys	tems.		Perio	ds: 9
Modern embed	dded archit						ogies,	Perio CO	
Modern embed	dded archit leration in a	tion Techniques ectures, embedded software developme					ogies,		3
Modern embed practical consid UNIT-IV Unified hard Hardware/softw	dded archit leration in a Synthes i lware/softw vare synth	ectures, embedded software development compiler development environment. s And Optimization are representations, Hardware/so	ent needs, o	compi	lation te	echnolo	ques,	CO	3 ds: 9
Modern embed practical consid UNIT-IV Unified hard Hardware/softw	dded archit leration in a Synthes i lware/softw vare synth gorithms fo	ectures, embedded software development compiler development environment. s And Optimization are representations, Hardware/soresis methodologies. Current hardware/soresis	ent needs, o	compi	lation te	echnolo	ques,	CO.	3 ds: 9 4
Modern embed practical consideratical consideration and UNIT-IV Unified hard Hardware/softw Optimization ald UNIT-V Simulation — Definition of the Definition of the Definition and the UNIT-V	dded archit leration in a Synthesi ware/softw vare synth gorithms fo Instruction	ectures, embedded software development a compiler development environment. s And Optimization are representations, Hardware/softesis methodologies. Current hardware hardware/software code sign.	ent needs, of the state of the	compi	lation to	technolo techni n rese	ques, earch.	CO.	3 ds: 9 4 ds: 9
Modern embed practical consideration UNIT-IV Unified hard Hardware/softw Optimization also UNIT-V Simulation — Decanguages for S	dded archit leration in a Synthesi ware/softw vare synth gorithms fo Instruction	ectures, embedded software developmed compiler development environment. s And Optimization are representations, Hardware/somesis methodologies. Current hardware hardware/software code sign. conal Activities sentation for system level synthesis, system-II: Heterogeneous specifications and	ent needs, of the state of the	compi	ning de sigr	technolo techni rese langu	ques, earch.	CO Perio CO Perio	3 ds: 9 4 ds: 9
Modern embed practical consideration UNIT-IV Unified hard Hardware/softw Optimization also UNIT-V Simulation — Decanguages for S	dded archit leration in a Synthesi ware/softw vare synth gorithms fo Instruction esign represiystem, Design control of the con	ectures, embedded software developmed compiler development environment. s And Optimization are representations, Hardware/somesis methodologies. Current hardware hardware/software code sign. conal Activities sentation for system level synthesis, system-II: Heterogeneous specifications and	ent needs, of ftware pare/software ystem level d multi-lang	compi	ning de sigr	technolo techni rese langu	ques, earch.	CO Perio CO Perio	3 ds: 9 4 ds: 9
Modern embed practical consideratical consideration and the consid	dded archit leration in a Synthesi lware/software synth gorithms fo Instruction in the sign representation in the system, Design representation in the system, Design representation in the system in	ectures, embedded software developmed compiler development environment. s And Optimization are representations, Hardware/somesis methodologies. Current hardware hardware/software code sign. conal Activities sentation for system level synthesis, system-II: Heterogeneous specifications and	ent needs, of the second secon	compi	ning de sign ification co-simu riods: -	technolo technolo langu langu lation. ractice'	ques, earch. ages, Total	Perio Perio CO Perio	3 ds: 9 4 ds: 9 5 : 45
Modern embed practical consideratical consideration and the consideration and the constant of	dded archit leration in a Synthesi lware/software synth gorithms fo Instruction in the system, Desertion in the system in the sy	ectures, embedded software development a compiler development environment. s And Optimization are representations, Hardware/software code sign. conal Activities sentation for system level synthesis, system level synthesis, system-II: Heterogeneous specifications and Tutorial Periods: - Wayne Wolf, "Hardware / Software Co-// Software Co- Design Principles And Procation-Specific Integrated Circuits",(198) a Teich, Handbook Of Hardware/Software	ent needs, of the second secon	compi	ning de sign ification co-simu riods: -	technolo technolo langu langu lation. ractice'	ques, earch. ages, Total	Perio Perio CO Perio	3 ds: 9 4 ds: 9 5 : 45
Modern embed practical consideration of the practical consideration and the practical consideration and the practical consideration and the practical consideration of the practical consi	dded archit leration in a Synthesi lware/software synth gorithms fo Instruction in the system, Desertion in the system, Desertion in the system in the syste	ectures, embedded software development a compiler development environment. s And Optimization are representations, Hardware/solesis methodologies. Current hardware hardware/software code sign. conal Activities sentation for system level synthesis, system level synthesis, system-ll: Heterogeneous specifications and the synthesis of the system level synthesis, system-level synthesis, s	ent needs, of the second secon	special Periode in Wes	ning de sign ification co-simu riods: -	langualation.	ques, earch. ages, Total ',Spring	Perio Perio CO Perio	3 ds: 9 4 ds: 9 5 : 45
Modern embed practical consideratical consideration and the consideration and the constant of	dded archit leration in a Synthesi ware/software synth gorithms fo Instruction in the system, Desertion in the system, Desertion in the system	ectures, embedded software development a compiler development environment. s And Optimization are representations, Hardware/software code sign. conal Activities sentation for system level synthesis, system level synthesis, system-II: Heterogeneous specifications and Tutorial Periods: - Wayne Wolf, "Hardware / Software Co-// Software Co- Design Principles And Procation-Specific Integrated Circuits",(198) a Teich, Handbook Of Hardware/Software	ent needs, of the second secon	special Periode in Wes	ning de sign ification co-simu riods: -	langualation.	ques, earch. ages, Total ',Spring	Perio Perio CO Perio	3 ds: 9 4 ds: 9 5 : 45

00-		Progra	am Outcon	nes (POs	i)		Program Specific Outcomes (PS				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	2	1	2	-	1	3	3	-		
2	2	2	1	2	-	1	3	3	-		
3	2	2	1	2	-	1	3	3	-		
4	2	2	1	2	-	1	3	3	-		
5	2	2	1	2	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment CAT 1 CAT 2 Model Exam Assignment* Attendar		End Semester	Total				
	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10	10		10	5	60	100

^{**}Assignment to be given from Unit-5



Semester		III	Cou	ırse Ca	ategor	y Code:	End Sem	ester Exa TE	am Type:
Course Code			Per	iods/W	eek	Credit	Max	imum Ma	arks
Course Code		P23VEE319	L	Т	Р	С	CAM	ESE	TM
Course Name	l.	licro Electro Mechanical Systems	3	0	0	3	40	60	100
	On co	mpletion of the course, the students v	vill be a	able to					lapping st Level)
	CO1	Understand the fabrication techniques						K2	
Course	CO2	Find suitable applications of MEMS set the applications	nsors a	nd actu	uators	working	based on	К3	
Outcome	CO3	Express the different fabrication metho	ds used	d of ME	MS te	chnolog	у.	I	K2
	CO4	Apply knowledge and use design tools	with a	opropri	ate sk	ill		l	K2
	CO5	Solve the integration issues in mec components.	o system	<u> </u>					
UNIT-I	<u> </u>	fabrication						Peri	iods: 9
		ocesses – New Materials – Review of E or devices – Stress and strain analysis						C	01
	Sensor	s And Actuators						Periods: 9	
Comb drive dev Thermal resistor	vices – ⁻ rs – App presistive	Parallel plate capacitors – Applications Thermal Sensing and Actuation – Ther Dications – Magnetic Actuators – Micro e sensor materials - Stress analysis of r sensors	mal ex magnet	pansio tic com	n – T iponer	hermal onts. Piez	couples – oresistive	C	O2
UNIT-III	·	nachining						Peri	iods: 9
Deep Reaction Basic surface r	lon Etch nicroma	ing – Anisotrophic Wet Etching – Dry E ing (DRIE) – Isotropic Wet Etching – G chining processes – Structural and Sa n and Antistriction methods – Assembly o	as Pha acrificia	se Etc I Mate	hants rials -	CaseAccele	studies – eration of	C	О3
UNIT-IV		er And Optical MEMS:						Per	iods: 9
Polymers in MEMS- Polimide - SU-8 - Liquid Crystal Polymer (LCP) - PDMS - PMMA - Parylene - Fluorocarbon - Application to Acceleration, Pressure, Flow and Tactile sensors- Optical MEMS - Lenses and Mirrors - Actuators for Active Optical MEMS.								C	O4
UNIT-V	Instru	ctional Activities		Periods: 9					
		ned antennas. Micro strip antennas – d econfigurable antennas.	esign p	arame	ters. N	Micromad	chining to	C	O5
Lecture P			Pra	ctical	Perio	ds: -	Total	Periods	:45

Department

1. Chang Liu, 'Foundations of MEMS', Pearson Education Inc., 2006.

Electronics and Communication Engineering

- 2. Varadan, V. K., Jose, K. A., Vinoy, Kalarickaparambil Joseph, "RF MEMS and their Applications", Chichester,
- 3. England; Hoboken, NJ: John Wiley, 2014.
- 4. Dirk Zielke Microsystems: Micro-Electro-Mechanical Systems, CreateSpace Independent Publishing Platform, 2016

Web References

- 1. https://www.google.co.in/books/edition/_/8DhlNx5lkNAC?hl=en&gbpv=
- 2. https://www.google.com/search?tbm=bks&q=Chang+Liu%2C+%E2%80%98Foundations+of+MEMS%E2%80%99 %2C+Pearson+Education+Inc.%2C+2006
- https://www.google.co.in/books/edition/Radio_Frequency_Micromachined_Switches_S/e1OWDwAAQBAJ?hl=en&g bpv=1&dq=G.M.Rebeizhttps://books.google.co.in/books?id=g0v3r6WNaBkC&printsec=frontcover&dq=Mohamed+G ad-el-,+editor



Programme: M.Tech. - VLSI & ES

4. https://books.google.co.in/books?id=20j7laDKIOUC&printsec

COs/POs/PSOs Mapping

COs		Pr	ogram Outco	Program Specific Outcomes (PSOs)					
PO1		PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	1	-	2	2	-	-	1	3	3
2	1	-	2	2	-	-	1	3	3
3	1	-	2	2	-	-	1	3	3
4	1	-	2	2	-	-	1	3	3
5	1	-	2	2	3	-	1	3	3

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Assessment		Continu	ous Assessment	t Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

^{*} TE – Theory Exam, LE – Lab Exam

	PROFESSIONAL ELECTIVE COURSES								
	Professional Elective–VI (Offered in Semester III)								
SI. No Course Code Course Title									
1	P23VEE320	Smart Technologies for Pervasive Computing							
2	P23VEE321	Robotics and Automation							
3	P23VEE322	Semiconductor Devices and Modeling							
4	P23VEE323	VLSI for Wireless Communication							
5	P23VEE324	RISC Processor Architecture and Programming							

Department	Electronics and Communication Engineering	Programme: M.Tech. VLSI & ES							
Semester	III	Co	urse C	ategor PE	y Code:	End Semester Exam Type TE			
Course Code	P23VEE320		iods/V	√eek	Credit	Max	imum Ma	rks	
Course Code	F23VEE32U	L	Т	Р	С	CAM	ESE	TM	
Course Name	Smart Technologies for Pervasive Computing	3	0	0	3	40	60	100	

	On co	mpletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Narrate different modulation schemes and communication concepts	K2
Course	CO2	Demonstrate the Transmitter Architecture for wireless communication	K3
Outcome	CO3	Interpret about Receiver Architecture and low noise amplifier design	K3
	CO4	Design of Phase/Frequency Processing Components	K2
	CO5	Simulation of VLSI Circuit design using various simulation tools	K5

UNIT-I	Modulation Schemes	Periods: 9
noise-Wireles	odulation schemes- BASK-QPSK-OQPSK- Classical Channel-Additive White Gaussian s Channet-Multi path Fading-Review of spread spectrum & its types-Performance in the oise-narrow and wide-band interference - Impedance Matching	CO1
UNIT -II	Transmitter Architecture	Periods: 9
RC- single er	ack end- design philosophy –Direct Conversion- Quadrature LO generator- single ended nded LC- RC with differential stages- divider based generator, power amplifier design-control, Class A, AB/B/C/E amplifiers.	CO2
UNIT-III	Receiver Architecture	Periods: 9
	nt End - Heterodyne architectures - Filter Design - low noise amplifier- wideband LNA w band LNA impedance matching- core amplifier- Qualitative Description of the Gilbert	CO3
UNIT-IV	Phase/Frequency Processing Components	Periods: 9
	equency synthesizer- phase detector- dividers- Oscillators- Loop filter- first-order, higher order filters- design approaches- DECT Application.	CO4
UNIT-V	Instructional Activities	Periods: 9
	modulation schemes in AWGN channel, Basic FHSS and DSSS, Transmitter design proversion, LNA Implementation	CO5

Lecture Periods: 45 Tutorial Periods: - Practical Periods: - Total Periods: 45

Reference Books

- 1. Bosco Leung, "VLSI for wireless Communication", Springer, 2nd Edition, 2011.
- 2. Andreas F.Molisch, "Wideband wireless Digital Communication", Prentice Hall PTR, 2001.
- 3. BehzadRazavi, "Design of Analog CMOS Integrated Circuits" McGraw-Hill, 2016.
- 4. Xiaodong Wang and H. Vincent Poor, "Wireless Communication System Advanced Techniques for Signal Reception, Pearson Education. 2004.

- 1. https://archive.nptel.ac.in/courses/117/102/117102062/
- 2. https://nptel.ac.in/courses/106/106/106106167/
- 3. www.aticourses.com/Advanced%20Topics%20in%20Digital%20Signals
- 4. www.nptelvideos.in/2012/12/wireless-communication.html

^{*} TE – Theory Exam, LE – Lab Exam

COs		Pr	ogram Out	Program Specific Outcomes (PSOs)					
	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	3	-
2	2	-	3	3	1	1	3	3	-
3	2	-	3	3	1	1	3	3	-
4	2	-	3	3	1	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assassment		Continu	End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100

^{**}Assignment to be given from Unit-5

Semester		III	Cours	e Categ	jory Co	de: End	d Semes	ter Exar	m Type:	
0		DOOVE COOL	Per	iods/We	eek	Credit	Ma	ximum N	Marks	
Course Code		P23VEE321	L	Т	Р	С	CAM	ESE	TM	
Course Name		Robotics And Automation	3	0	0	3	40	60	100	
	On comp	oletion of the course, the students	will be ab	ole to				BT Ma (Highest		
	CO1	Explain the fundamentals of robot	ics and its	compor	nents.			K	2	
Course	CO2	Ability to apply spatial transform equation of robot manipulators.	mation to	obtain	forwar	d kinem	atics	К3		
Outcome	CO3	Demonstrate an ability to generat	e joint traje	ctory fo	r motio	n plannir	ng	K:	3	
	CO4	Understand the application of Rol	oots and its	operat	ions.			K	2	
	CO5	Develop simple robot control sys and action.	tems integ	rating p	ercepti	on, plan	ning,	K	4	
UNIT-I		echanical Structure						Perio	ds: 9	
Reference fran	nes-works	Robots components-Degrees of f pace - actuators-sensors- Position and touch sensors-proximity and	, velocity	and ac	celerati	ion sens	ors-	со	1	
UNIT-II	Robot A	rm Kinematics						Perio	ds: 9	
	- homoge	matics - rotation matrices - compo eneous transformation - Denavit Ha						СО	2	
UNIT-III	Robot A	rm Dynamics						Perio	ds: 9	
		lation, joint velocities - kinetic en b'Alembert equations of motion.	ergy - pot	tential e	energy	and mo	otion	СО	3	
UNIT-IV	Robot A	pplications						Perio	ds: 9	
handling transf	er applicaterations: \$	chine Loading / Unloading - Gen ions - Machine loading and unloadir Spot welding - Continuous arc weld	ıg.					СО	4	
UNIT-V		onal Activities						Perio	ds: 9	
Design and de simulation with		otic arm, Line follower models, Mob	oile Robo a	and Ae	rial rob	ot, Robo	otics	СО	5	
Lecture	Periods:4	5 Tutorial Periods: -	Prac	ctical Po	eriods:	-	Total	Periods	s:45	

Department

- 1. R.K. Mittal and I J Nagrath, "Robotics and Control", Tata Mac Graw Hill, Fourth Reprint 2003.
- 2. Saeed B. Niku, "Introduction to Robotics", Pearson Education, 2002.

Electronics and Communication Engineering

- 3. S.R. Deb, "Robotics Technology and flexible automation", Tata McGraw-Hill Education., 2009.
- 4. Richard D. Klafter, Thomas .A, ChriElewski, Michael Negin, "Robotics Engineering an Integrated Approach", PHI Learning. 2009.

Web References

- 1. http://www.nptel.iitm.ac.in
- 2. http://www.ocw.mit.edu
- 3. https://www.edx.org/learn/robotic-process-automation
- 4. https://www.iare.ac.in/sites/default/files/lecture_notes/ROBOTICS_LECURE_NOTES



Programme: M.Tech VLSI & ES

^{*} TE – Theory Exam, LE – Lab Exam

COs		Pı	Program Specific Outcomes (PSOs)						
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	-	3
2	2	-	3	3	1	1	3	-	3
3	2	-	3	3	1	1	3	-	3
4	2	-	3	3	1	1	3	-	3
5	2	2	3	3	2	1	3	-	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Continu		End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

^{**}Assignment to be given from Unit-5

Department	Electronics and Communication Engineering			Prog	ramme: N	1.Tech V	LSI & ES			
Semester	III			PĔ	y Code:		TE			
Course Code	P23VEE322	Per	iods/\	Veek	Credit	Ma	aximum N	/larks		
Course Code	1 ZJVLLJZZ	L	T	Р	С	CAM	ESE	TM		
Course Name	Semiconductor devices and Modeling	3	0	0	3	40	60	100		
	On completion of the course, the students will							/lapping est Level)		
Course	Describe the various Transport in Semico performance of the device.	nduc	tor an	d their	impact or	1		K 3		
Outcome	CO2 Analyze the various characteristics of Jun	ction	Devic	es				K2		
	CO3 Analyze the BJT at High Frequencies							K3		
	CO4 Discuss the device level characteristics of	FET	Trans	sistor.				K2		
	CO5 Understanding the Modelling of semicond			K3						
UNIT-I	Charge Transport in Semiconductors						Pai	riods: 9		
		rrior	Diffus	sion F	lall offect	Curren		1003. 3		
Semiconductor Materials, Carrier Concentration, Carrier Drift, Carrier Diffusion, Hall effect, Current Density Equations, Einstein's relation Connecting µ and D, Generation and Recombination Process, Continuity Equation, Thermionic Emission, Tunnelling, Ballistic Transport, High Field Effects.										
UNIT-II Junction Devices										
•	er Thermal Equilibrium, PN junction under appl of PN junctions, Transient analysis, Applicational Diode.					J		GO2		
UNIT-III	Bipolar Devices						Per	riods: 9		
Equivalent Circu	meters- Ebers Moll Model, Operation of the BJT it, Design of High Frequency Transistors- Second er Transistor- Heterojunction Bipolar Transistors.		-	-		-		:О3		
UNIT-IV	Field-Effect Transistors						Pei	riods: 9		
Threshold voltag	nnsistors (JFET, MESFET, HEMT), MOS Band ge and Interface charges, MOSFET I-V, gradual ch lealities and CMOS	_					1	O4		
UNIT-V	Instructional Activities						Pei	riods: 9		
Simulation a mo	dels for Semiconductor Devices: MOSFET, PN dio	de ar	id BJT	-			C	O5		
Lecture P	eriods: 45 Tutorial Periods: -		Practi	cal Pe	riods: -	T	otal Perio	ods: 45		
India Pvi 2. P. Bhatta 3. J P Colli	DasGupta and Amitava DasGupta, " Semiconducto t. Ltd, 2004 acharya, Semiconductor Optoelectronics Devices, 2 nge, C A Collinge, "Physics of Semiconductor devices	2nd E es" S	dition Spring	, PHI, 2 er, 200	2009.	chnology	", Prentic	e-Hall of		
	, Kwok.K. NG, "Physics of Semiconductor devices",	, Spri	nger,	2006.						
Web Reference										
	onlinecourses.nptel.ac.in/noc23_ee35/preview	Q/cor	nicon	ductor	devices	lacquata	daegunta			

- $2. \quad https://www.phindia.com/Books/BookDetail/9788120323988/semiconductor-devices-dasgupta-$
- 3. https://www.comsol.com/support/learning-center/article/Introduction-to-Simulating-Semiconductor-Devices-50011
- 4. https://books.google.co.in/books/about/SEMICONDUCTOR_DEVICES.html?id=PlaC-M50GTUC&redir_esc=y

^{*} TE – Theory Exam, LE – Lab Exam

COs		Pr	ogram Out	Program Specific Outcomes (PSOs)					
003	PO1	PO2	PO3	PO3 PO4 PO5		PO6	PSO1	PSO2	PSO3
1	2	1	-	-	-	-	3	-	3
2	1	-	2	-	-	-	3	-	3
3	2	-	1	-	-	-	3	-	3
4	-	-	-	-	1	-	3	-	3
5	2	-	2	1	1	-	3	-	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assassment		Continu	ous Assessment	Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

^{**}Assignment to be given from Unit-5

Department	Electro	onics and Communication Engineering		Prog	ıramm	e: M.Te	ch VL	SI & ES					
Semester		III	Course	Categ	ory Co	de: En	d Sem	ester Ex TE	am Type				
			Perio	ods/We	ek	Credit	M	aximum	Marks				
Course Code		P20VEE323	L	T	P	C	CAM	······································	TM				
Course Name	V	LSI for Wireless Communication	3	0	0	3	40	60	100				
<u>i</u>		i.			<u>i</u>		<u>. i</u>						
	On comp	pletion of the course, the students will b							apping st Level)				
·	CO1	Narrate different modulation techniq transmission			•	onents	for	K	(2				
Course Outcome	CO2	Demonstrate the receiver Architecture for			unicat	ion		K	(3				
Outcome	CO3	Interpret the concepts of low noise Ampli						K	(3				
j.	CO4	Explain the concepts of Analog to digital						K	(2				
	CO5 Understand the concepts of the VLSI Architecture for wireless Communication K5												
UNIT-I	Introduc	tion						Perio	ods: 9				
Gaussian nois	se-Wirele types-Pe	schemes- BASK-QPSK-OQPSK- Class ss Channel-Path Environment-Multi pa erformance in the presence of noise-narro	ath Fadi	ng-Rev	iew c	of spre	ad	CC	D 1				
UNIT-II		r Architecture						Perio	ods: 9				
Receiver Front	End - G	eneral Design Philosophy- Heterodyne ard	hitecture	s - Filte	er Desi	gn - Ba	ınd						
Harmonic Dist	ortion -	Rejection Filter - Channel Filter - Non ide Inter-modulation - Cascaded Nonlinear - Design of Front end parameter for DECT	Stages -		-		1	C) 2				
UNIT-III		oise Amplifiers & Mixers						Periods: 9					
Low Noise Am	plifier - I	Matching for Noise and Stability - Matchin	ng for Po	wer -	Widel	oand L	NA						
Design - Narro Qualitative Des	wband L scription nbalance	NA - Salient features of LNA -Core Am of the Gilbert Mixer - Conversion Gain d Switching Mixer - Conversion Gain in	plifier De - Distort	sign B	alancir Switchi	ng Mixe ng Mix	er - er-	CC	03				
UNIT-IV		to Digital Converters & Synthesizer						Perio	ods: 9				
ADC -Passive I	Low Pass thesizer-	Pass Sigma Delta Modulators - High Orde s Sigma Delta Modulator - Band pass Sigm Voltage Controlled Oscillators - Phase De	na Delta I	Modula	tors - F	PLL bas	ed	CC	D 4				
UNIT-V		ional Activities						Pario	ods: 9				
		architecture for Multi-tier Wireless System	- Hardwa	are Des	sian Is	sues fo	ra	1 0110	.ag. g				
Next generatio	n CDMA	System - Efficient VLSI Architecture for			_			CC	D 5				
		using the appropriate simulation tool				-							
	ure Perio	ods: 45 Tutorial Periods: -	Pract	ical Pe	riods:	-	Tota	l Period	ds: 45				
 Andreas Behzadl Xiaodon 	eung, "V F.Moliso Razavi, " Ig Wang	LSI for wireless Communication", Springer, ch, "Wideband wireless Digital Communica Design of Analog CMOS Integrated Circuits and H. Vincent Poor, "Wireless Common Education. 2004.	tion", Pre s" McGra	ntice H w-Hill,	all PT 2016.			niques	for Signa				

Web References

1. https://archive.nptel.ac.in/courses/117/102/117102062/

- 2. https://nptel.ac.in/courses/106/106/106106167/
- 3. www.aticourses.com/Advanced%20Topics%20in%20Digital%20Signals
- 4. www.nptelvideos.in/2012/12/wireless-communication.html

Cos		Pro	ogram Outc	omes (POs)			Program Specific Outcomes (PSOs)			
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	1	1	3	3	-	
2	2	-	3	3	1	1	3	3	-	
3	2	-	3	3	1	1	3	3	-	
4	2	-	3	3	1	1	3	3	-	
5	2	2	3	3	2	1	3	3	-	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment	C	Continuous Assessment Marks (CAM) End Semes Examinati						
Addeddinging	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

^{**}Assignment to be given from Unit-5

^{*} TE – Theory Exam, LE – Lab Exam

Department	Elect	tronics and Communication Engineering	_				M.Tech V					
Semester		III	Cour	se C	ategoi PE	y Code:	End Ser	nester E TE	xam Type			
			Peri	ods/	. <u> </u>	Cred	it M	aximum	Marks			
Course Code		P23VEE324	L	T	. Б	С	CAM	ESE	TM			
Course Name	RISC F	Processor Architecture and Programming	3	-	0	3	40	60	100			
								RT	Mapping			
	On con	npletion of the course, the students will be	able	O					hest Level)			
	CO1	Describe the programmer's model of ARI	M Arcl	nitec	ture a	nd crea	te and te	st	K2			
	COI	assembly level programming.							N2			
	CO2	Analyze various types of co-processors and design suitable co-process										
Course	- OO2	Interface to ARM processor.										
Outcome	CO3	Identify the architectural support of ARM for	-	atino	g syste	em and	analyze tl	ne	K4			
		function of memory Management unit of AR										
	CO4	Students will develop more understanding		e coi	ncepts	ARM A	rchitectur	e,	K 3			
		programming and application development.			I			- •				
	CO5	The learning process delivers insight into						1	K4			
		RISC architecture / computational processor	ors with	ımp	proved	aesign	strategies					
UNIT-I	AVR A	rchitecture						Pe	eriods:09			
Introduction to Processor Design- Processor Architecture and Organization – Instruction Set design –												
		de off-Reduced Instruction set Computer -						\sim	CO1			
		I Inheritance- Core & Architectures The	ARM	Prog	gramm	er's mo	del -AR	M	COI			
development 7												
UNIT-II	<u> </u>	rocessor And Programming			_ 1 - 1	(1 .	-11		eriods:09			
		guage Programming –Data Processing Instr						1				
		ons ,Writing Simple assembly Programs-ARM ne Organization ,ARM Instruction Execut	-					1	CO2			
Coprocessor		ne Organization ,ARM instruction Execut	ion, <i>F</i>	VLX IAI	Шріє	ememan	OII ,AKIV	I				
UNIT-III		y Management						P	eriods:09			
	<u>i</u>	Management -Types of memory managen	nent	Δddı	ressina	n Mode	s, Memo		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
	-	emory, Memory Management Unit, Cache						•	CO3			
instruction ,Me			iviaii	ugo.	110110	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, ,,,,,,,,	50				
UNIT-IV		pplication Development						Pe	eriods:09			
	<u> </u>	ementation with ARM Microcontroller—Exce	ntion H	land	llina- I	nterrupt	s– Interru					
	•	mware and boot loader- Free RTOS Embe	-		_	-		• :	CO4			
_		ike ARM9 processor		•	J	,	•					
UNIT-V		tional Activities						Pe	eriods:09			
Assembly pro	ogrammir	ng for Arithmetic operations- Memory	access	s ar	nd ali	gnment	in ARI	/ 1-				
Implementation of Exception handling- Performance analysis of RISC and CISC									CO5			
Lect	ure Perio	ods: 45 Tutorial Periods: -0	Pra	ctica	l Peri	ods: -0	Lecture	Period	s: 45			
Reference Boo	oks		<u>i</u>				<u>i</u>					
1. Steve F	urber, 'A	RM system on chip architecture', Addision W	esley 2	2009	•							
		Mazidi, Sarmad Naimi ,Sepehr Naimi A				er and	Embedde	ed Syste	ems using			
		z", Pearson Education 2014										
		de Designing and Optimizing System Softwar		evier	2007							
		re Reference Manual, LPC213x User Manual.										
Web Reference	es											

2. WWW.ARM7-Based Microcontrollers

1. WWW.Nuvoton .com/websites on Advanced ARM Cortex Processors

- 3. WWW. AVR Microcontroller and Embedded Systems using Assembly and C
- 4. WWW. ARM Architecture

COs		Progr	Program Specific Outcomes (PSOs)						
000	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	1	1	3	2	-	-	2	3	3
2	1	1	3	2	-	-	2	3	3
3	1	1	3	2	-	-	2	3	3
4	1	1	3	2	-	-	2	3	3
5	2	2	3	2	3	2	2	3	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Continu		End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

^{*}Assignment to be given from Unit-5

^{*} TE – Theory Exam, LE – Lab Exam