

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

CURRICULUM & SYLLABI

(Regulations 2023)

M.Tech - VLSI and Embedded Systems



SRI MANAKULA VINAYAGAR ENGINEERING COLLEGE

(AN AUTONOMOUS INSTITUTION)

M.TECH. VLSI AND EMBEDDED SYSTEMS (Regulations-2023)

CURRICULUM & SYLLABI



M.Tech. – VLSI and Embedded Systems

VISION

Α

To be globally recognized for excellence in quality education, innovation, and research for the transformation of lives to serve the society.

MISSION	
M1: Quality Education	To provide comprehensive academic system that amalgamates the cutting edge-technologies with best practices
M2: Research and Innovation	To foster value-based research and innovation in collaboration with industries and institutions globally for creating intellectuals with new avenues

M3: Employability and Entrepreneurship		ty and entrepreneurial skills through value
	— 1 (11 1 (11	

M4: Ethical Values	To instil deep sense of human values by blending societal righteousness
	with academic professionalism for the growth of society

VISION AND MISSION OF THE DEPARTMENT

VISION

Facilitate academic excellence and research among Electronics and Communication Engineers to meet the Global needs with high competence and ethical professionalism

MISSION

M1: Academic Excellence	To impart learning skills to meet the global challenges in the field of Electronics and Communication Engineering
M2: Research and Innovation	To provide excellence in research and innovation through multidisciplinary specialization
M3: Employability and Entrepreneurship	To enhance inter and intrapersonal skills among students to make them employable and entrepreneurs
M4: Ethics	To inculcate the significance of human values and professional skills to serve the society



PROGRAMME OUTCOMES (POs)

PO1: Engineering knowledge:

Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO2: Problem analysis:

Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

PO3: Design/development of solutions:

Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

PO4: Conduct investigations of complex problems:

Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data and synthesis of the information to provide valid conclusions.

PO5: Modern tool usage:

Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

PO6: The engineer and society:

Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

PO7: Environment and sustainability:

Understand the impact of the professional engineering solutions in societal and environmental contexts and demonstrate the knowledge of and need for sustainable development.

PO8: Ethics:

Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO9: Individual and teamwork:

Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO10: Communication:

Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

PO11: Project management and finance:

Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO12: Life-long learning:

Recognize the need for and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.



PROGRAM EDUCATIONAL OBCTIVES (PEOs)

PEO1: Technical Knowledge

Graduates will be able to develop an insightful combination of modern electronics and communication technology through technical knowledge.

PEO2: Research and Development

Enhance analytical and thinking skills to develop initiatives and innovative ideas for research and development, industry, and societal requirements.

PEO3: Leadership

Inculcate the qualities of teamwork as well as social, interpersonal and leadership skills and adapt to the changing professional environments in the fields of engineering and technology.

PEO4: Professional Ethics

Motivate graduates to become good human beings and responsible citizens for the overall welfare of the society.

PROGRAM SPECIFIC OUTCOMES (PSOs)

PSO1: Domain Knowledge

Ability to understand the concepts in Electronics and Communication Engineering and to apply to different fields, such as Consumer Electronics, Communications, Signal Processing, etc.

PSO2: Embedded System Design

Ability to design a system based on the technical knowledge gained for embedded applications in electronics and communications engineering.

PSO3: Professional Competency

Ability to select cutting-edge engineering hardware and software tools to solve complex problems in Electronics and Communication Engineering



STRUCTURE FOR POSTGRADUATE ENGINEERING PROGRAM

S.No	Category	Credits
1	Humanities and Social Sciences including Management courses	6
2	Basic Science courses	3
4	Professional core courses	25
5	Professional Elective courses	18
6	Project work, and internship	20
7	Ability Enhancement Courses	
	Total Credits	72

SCHEME OF CREDIT DISTRIBUTION - SUMMARY

C No	Catanami	Crec	lits pe	r Sem	ester	
S. No	Category	I	Ш	III	IV	Total credits
1	Humanities and Social Sciences including Management courses	4	2			6
2	Basic Science courses	3				3
4	Professional Core courses	11	14			25
5	Professional Elective courses	3	6	9		18
6	Project work and internship			8	12	20
7	Ability Enhancement Courses*					
	Total Credits	21	22	17	12	72

* AEC is not included for CGPA calculation



SEMESTER-I

	Course		October	Pe	erio	ds	Oredite	Ма	ax. Mark	s
SI. No.	Code	Course Title	Category	L	Т	Ρ	Credits	CAM	ESM	Total
Theory										
1	P23MAT102	Applied Mathematics for VLSI	BS	2	2	0	3	40	60	100
2	P23VET101	Electronic Design Automation Tools	PC	3	0	0	3	40	60	100
3	P23VET102	FPGA Based System Design	PC	3	0	0	3	40	60	100
4	P23VET103	VLSI Design Techniques	PC	3	0	0	3	40	60	100
5	P23HSTC01	Research Methodology and IPR	HS	2	0	0	2	40	60	100
6	P23VEE1XX	Professional Elective - I	PE	3	0	0	3	40	60	100
Practica	al									
7	P23VEP101	VLSI Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC02	Technical Report Writing and Seminar	HS	0	0	4	2	100	0	100
Ability E	Enhancement (Course								
9	P23VEC1XX	Certification Course - I	AEC	0	0	4	-	100	-	100
10	P23ACT10X	Audit Course - I	AEC	2	0	0	-	100	-	100
	·						21	590	410	1000

SEMESTER-II

SI No	Course Code	Course Title	Cotogony	Ρ	erio	ds	Cradita	Max. Marks		
SI. No.	Course Code	Course Intie	Category	L	Т	Ρ	Credits	CAM	ESM	Total
Theory										
1	P23VETC01	Advanced Digital System Design	PC	3	0	0	3	40	60	100
2	P23VETC02	Embedded Processors	PC	3	0	0	3	40	60	100
3	P23VETC03	Embedded System Design	PC	3	0	0	3	40	60	100
4	P23VET204	Low Power Digital VLSI Design	PC	3	0	0	3	40	60	100
5	P23VEE2XX	Professional Elective - II	PE	3	0	0	3	40	60	100
6	P23VEE2XX	Professional Elective - III	PE	3	0	0	3	40	60	100
Practica	al	·								
7	P23VEP202	Embedded System Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC03	Seminar on ICT a hands-on approach	HS	0	0	4	2	100	0	100
Ability	Enhancement	Course								
10	P23VEC2XX	Certification Course – II	AEC	0	0	4	-	100	-	100
11	P23ACT20X	Audit Course - II	AEC	2	0	0	-	100	-	100
Total							22	590	410	1000

Nep Dr. P. Raja, Chairman - Bos

SEMESTER-III

SI.				Pe	erioc	ds		M	ax. Mar	ks
No.	Course Code	Course Title	Category	L	т	Р	Credits	CAM	ESM	Total
Theory	y									
1	P23VEE3XX	Professional Elective - IV	PE	3	0	0	3	40	60	100
2	P23VEE3XX	Professional Elective - V	PE	3	0	0	3	40	60	100
3	P23VEE3XX	Professional Elective - VI	PE	3	0	0	3	40	60	100
Proje	ct Work									
4	P23VEW301	Project Phase - I	PA	0	0	12	6	50	50	100
5	P23VEW302	Internship	PA	0	0	0	2	100	0	100
Ability	/ Enhancement (Course								
6	P23VEC301	NPTEL / SWAYAM / MOOC	AEC	0	0	0	-	100	0	100
		Total					17	370	230	600

SEMESTER-IV

				P	erioo	ls		М	ax. Mar	ks
SI. No.	Course Code	Course Title	Category	L	т	Ρ	Credits	CAM	ESM	Total
Project	Work									
1	P23VEW403	Project Phase - II	PA	0	0	24	12	50	50	100
		Total				•	12	50	50	100

* Professional Elective Courses are to be selected from the list given in Annexure I

Ability Enhancement Courses are to be selected from the list given in Annexure II

** Audit Courses are to be selected from the list given in Annexure III

BS - Basic Science

- HS Humanity Science
- PC Professional Core
- PE Professional Elective

PA - Project Work

C - Common Course

AEC - Audit Course

AEC - Ability Enhancement Course

Credit Distribution

Semester- I	Semester - II	Semester - III	Semester - IV	Total
21	22	17	12	72
	of credits requ AND Embedde	uired to comple d Systems:	te M. 72 cre	edits

Dr. P. Raja, Chairman - Bos

Annexure – I PROFESSIONAL ELECTIVE COURSES

FILLESS	ional Elective -l	(Offered in Semester I)
SI. No.	Course Code	Course Title
1	P23VEE101	Principles of ASIC Design
2	P23VEE102	VLSI Architecture
3	P23VEE103	Physical Design of VLSI
4	P23VEE104	Real Time Systems
5	P23VEE105	Analog IC Design
Profess	ional Elective - I	(Offered in Semester II)
SI. No	Course Code	Course Title
1	P23VEEC01	Design of Analog and Mixed VLSI Circuits
2	P23VEEC02	Internet of Things and its Implementation
3	P23VEE206	Modeling and Synthesis with Verilog HDL
4	P23VEE207	Advanced Embedded System
5	P23VEE208	Distributed Embedded Computing
Profess	ional Elective -II	I (Offered in Semester II)
SI. No	Course Code	Course Title
1	P23VEEC03	System-on-Chip Design
2	P23VEE209	DSP Processor Architecture and Programming
3	P23VEE210	Design for Verification Using UVM
4	P23VEE211	Testing and Fault Diagnosis of VLSI Circuits
5	P23VEE212	Soft Computing
Profess	ional Elective-IV	(Offered in Semester III)
SI. No	Course Code	Course Title
1	P23VEEC04	Deal Time Oneveting System
	PZ3VEEC04	Real Time Operating System
2	P23VEEC04 P23VEEC05	Cloud computing and Distributed System
2 3		
	P23VEEC05	Cloud computing and Distributed System
3	P23VEEC05 P23VEE313	Cloud computing and Distributed System VLSI Signal Processing
3 4 5 Profess	P23VEEC05 P23VEE313 P23VEE314 P23VEE315	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design
3 4 5	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 sional Elective -V Course Code	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title
3 4 5 Profess SI. No 1	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing
3 4 5 Profess SI. No 1 2	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06 P23VEE316	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits
3 4 5 Profess SI. No 1	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing
3 4 5 Profess SI. No 1 2	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06 P23VEE316	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits
3 4 5 Profess Sl. No 1 2 3 4 5	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06 P23VEE316 P23VEE317 P23VEE318 P23VEE319	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits Advanced Image Processing Hardware Software Co-Design Micro-Electromechanical Systems
3 4 5 Profess SI. No 1 2 3 4 5 Profess	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06 P23VEE316 P23VEE317 P23VEE318 P23VEE319 ional Elective-VI	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits Advanced Image Processing Hardware Software Co-Design Micro-Electromechanical Systems (Offered in Semester III)
3 4 5 Profess SI. No 1 2 3 4 5 Profess SI. No	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06 P23VEE316 P23VEE317 P23VEE317 P23VEE318 P23VEE319 ional Elective-VI Course Code	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits Advanced Image Processing Hardware Software Co-Design Micro-Electromechanical Systems (Offered in Semester III) Course Title
3 4 5 Profess SI. No 1 2 3 4 5 Profess SI. No 1	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEEC06 P23VEE316 P23VEE317 P23VEE318 P23VEE319 ional Elective-VI	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits Advanced Image Processing Hardware Software Co-Design Micro-Electromechanical Systems (Offered in Semester III) Course Title Smart Technologies for Pervasive Computing
3 4 5 Profess SI. No 1 2 3 4 5 Profess SI. No 1 2	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEE316 P23VEE316 P23VEE317 P23VEE318 P23VEE319 ional Elective-VI Course Code P23VEE320 P23VEE321	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits Advanced Image Processing Hardware Software Co-Design Micro-Electromechanical Systems (Offered in Semester III) Course Title Smart Technologies for Pervasive Computing Robotics and Automation
3 4 5 Profess SI. No 1 2 3 4 5 Profess SI. No 1 2 3 3	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEE316 P23VEE316 P23VEE317 P23VEE318 P23VEE319 ional Elective-VI Course Code P23VEE320 P23VEE321 P23VEE321	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits Advanced Image Processing Hardware Software Co-Design Micro-Electromechanical Systems (Offered in Semester III) Course Title Smart Technologies for Pervasive Computing Robotics and Automation Semiconductor Devices and Modeling
3 4 5 Profess SI. No 1 2 3 4 5 Profess SI. No 1 2	P23VEEC05 P23VEE313 P23VEE314 P23VEE315 ional Elective -V Course Code P23VEE316 P23VEE316 P23VEE317 P23VEE318 P23VEE319 ional Elective-VI Course Code P23VEE320 P23VEE321	Cloud computing and Distributed System VLSI Signal Processing High Speed Digital Design Nanoelectronics (Offered in Semester III) Course Title Edge Computing CAD for VLSI Circuits Advanced Image Processing Hardware Software Co-Design Micro-Electromechanical Systems (Offered in Semester III) Course Title Smart Technologies for Pervasive Computing Robotics and Automation



Annexure – II ABILITY ENHANCEMENT COURSES

SI. No.	Course Code	Course Title
1	P23ECCX01	Adobe Photoshop
2	P23ECCX02	Adobe Animate
3	P23ECCX03	Adobe Dreamweaver
4	P23ECCX04	Adobe After Effects
5	P23ECCX05	Adobe Illustrator
6	P23ECCX06	Adobe InDesign
7	P23ECCX07	Autodesk AutoCAD -ACU
8	P23ECCX08	Autodesk Inventor - ACU
9	P23ECCX09	Autodesk Revit - ACU
10	P23ECCX10	Autodesk Fusion 360 - ACU
11	P23ECCX11	Autodesk 3ds Max - ACU
12	P23ECCX12	Autodesk Maya - ACU
13	P23ECCX13	Cloud Security Foundations
14	P23ECCX14	Cloud Computing Architecture
15	P23ECCX15	Cloud Foundation
16	P23ECCX16	Cloud Practitioner
17	P23ECCX17	Cloud Solution Architect
18	P23ECCX18	Data Engineering
19	P23ECCX19	Machine Learning Foundation
20	P23ECCX20	Robotic Process Automation / Medical Robotics
21	P23ECCX21	Advance Programming Using C
22	P23ECCX22	Advance Programming Using C ++
23	P23ECCX23	C Programming
24	P23ECCX24	C++ Programming
25	P23ECCX25	CCNP Enterprise: Advanced Routing
26	P23ECCX26	CCNP Enterprise: Core Networking
27	P23ECCX27	Cisco Certified Network Associate - Level 2



28	P23ECCX28	Cisco Certified Network Associate- Level 1
29	P23ECCX29	Cisco Certified Network Associate- Level 3
30	P23ECCX30	Fundamentals Of Internet of Things
31	P23ECCX31	Python Programming
32	P23ECCX32	Java Script Programming
33	P23ECCX33	NGD Linux Essentials
34	P23ECCX34	NGD Linux I
35	P23ECCX35	NGD Linux II
36	P23ECCX36	Advance Java Programming
37	P23ECCX37	Android Programming / Android Medical App Development
38	P23ECCX38	Angular JS
39	P23ECCX39	Catia
40	P23ECCX40	Communication Skills for Business
41	P23ECCX41	Coral Draw
42	P23ECCX42	Data Science Using R
43	P23ECCX43	Digital Marketing
44	P23ECCX44	Embedded System Using C
45	P23ECCX45	Embedded System with IOT / Arduino
46	P23ECCX46	English For IT
47	P23ECCX47	Plaxis
48	P23ECCX48	Sketch Up
49	P23ECCX49	Financial Planning, Banking and Investment Management
50	P23ECCX50	Foundation Of Stock Market Investing
51	P23ECCX51	Machine Learning / Machine Learning for Medical Diagnosis
52	P23ECCX52	IOT Using Python
53	P23ECCX53	Creo (Modelling & Simulation)
54	P23ECCX54	Soft Skills, Verbal, Aptitude
55	P23ECCX55	Software Testing
56	P23ECCX56	MX-Road
57	P23ECCX57	CLO 3D
58	P23ECCX58	Solid works



59	P23ECCX59	Staad Pro
60	P23ECCX60	Total Station
61	P23ECCX61	Hydraulic Automation
62	P23ECCX62	Industrial Automation
63	P23ECCX63	Pneumatics Automation
64	P23ECCX64	Agile Methodologies
65	P23ECCX65	Block Chain
66	P23ECCX66	Devops
67	P23ECCX67	Artificial Intelligence
68	P23ECCX68	Cloud Computing
69	P23ECCX69	Computational Thinking
70	P23ECCX70	Cyber Security
71	P23ECCX71	Data Analytics
72	P23ECCX72	Databases
73	P23ECCX73	Java Programming
74	P23ECCX74	Networking
75	P23ECCX75	Internet Of Things / Solar and Smart Energy System with IoT
76	P23ECCX76	Web Application Development (HTML, CSS, JS)
77	P23ECCX77	Network Security
78	P23ECCX78	MATLAB
79	P23ECCX79	Azure Fundamentals
80	P23ECCX80	Azure AI (AI-900)
81	P23ECCX81	Azure Data (DP -900)
82	P23ECCX82	Microsoft 365 Fundamentals (SS-900)
83	P23ECCX83	Microsoft Security, Compliance and Identity (SC-900)
84	P23XXCX84	Microsoft Power Platform (PI-900)
85	P23XXCX85	Microsoft Dynamics Fundamentals 365 - CRM
86	P23XXCX86	Microsoft Excel
87	P23XXCX87	Microsoft Excel Expert
88	P23XXCX88	Securities Market Foundation
89	P23XXCX89	Derivatives Equinity
	•	



90	P23XXCX90	Research Analyst
91	P23XXCX91	Portfolio Management Services
92	P23XXCX92	Cyber Security
93	P23XXCX93	Cloud Security
94	P23XXCX94	PMI - Ready
95	P23XXCX95	Tally - GST & TDS
96	P23XXCX96	Advance Tally
97	P23XXCX97	Associate Artist
98	P23XXCX98	Certified Unity Programming
99	P23XXCX99	VR Development

66*Any one course to be selected from the list



Annexure - III

AUDIT COURSES

SI. No.	Course Code	Course Title
1	P23ACTX01	English for Research Paper Writing
2	P23ACTX02	Disaster Management
3	P23ACTX03	Sanskrit for Technical Knowledge
4	P23ACTX04	Value Education
5	P23ACTX05	Constitution of India
6	P23ACTX06	Pedagogy Studies
7	P23ACTX07	Stress Management by Yoga
8	P23ACTX08	Personality Development Through Life Enlightenment Skills
9	P23ACTX09	Unnat Bharat Abhiyan



SEMESTER – I

SI.	Course			F	Period	s	lits	Ма	ax. Mai	'ks
No.	Code	Course Title	Category	L	Т	Ρ	Credits	CAM	ESM	Total
The	eory									
1	P23MAT102	Applied Mathematics for VLSI	BS	2	2	0	3	40	60	100
2	P23VET101	Electronic Design Automation Tools	PC	3	0	0	3	40	60	100
3	P23VET102	FPGA Based System Design	PC	3	0	0	3	40	60	100
4	P23VET103	VLSI Design Techniques	PC	3	0	0	3	40	60	100
5	P23HSTC01	Research Methodology and IPR	HS	2	0	0	2	40	60	100
6	P23VEE1XX	Professional Elective - I	PE	3	0	0	3	40	60	100
Pra	ictical		·							
7	P23VEP101	VLSI Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC01	Technical Report Writing and Seminar	HS	0	0	4	2	100	-	100
Abi	ility Enhancer	nent Course	·							
9	P23ECC1XX	Certification Course – I	AEC	0	0	4	-	100	-	100
10	P23ACT10X	Audit Course - I	AEC	2	0	0	-	100	-	100
		Total					21	590	410	1000



	MathematicsProgramme: M.Tech. – VLSI										
Semester		I			se Cateç BS	jory:		nester Ex TE			
Course Code		P23MAT102		Periods/Week		Credit		iximum M	1		
			L	Т		C	CAM	ESE	TM		
Course Name	A	pplied Mathematics for VLSI	2	2	-	3	40	60	100		
	On con	npletion of the course, the studen	nts wil	l be a	ble to				Mapping nest Leve		
	CO1 E	xplain language of graphs and trees	S						K2		
Course	CO2 D	efine and apply various algorithms i	in grap	h the	ory				K2		
Outcome	CO3 D	escribe about Boolean algebra and	Boole	an fur	nctions				K3		
	CO4 A	pply mathematical skills to model or	ptimiza	ation p	oroblems				K3		
	CO5 A	pply graph algorithm and Boolean f	unctior	ns to s	solve rea	al time pro	oblems		K3		
	Τ							I			
UNIT-I	Basics	of Graph Theory						Per	iods: 12		
Hamilton graph	n and its p	s for graphs – Subgraphs – Oper roperties- Planar graphs- Networks ng trees – Rooted trees – Matrix rep	s and	the m	aximum	flow – N			CO1		
UNIT-II	Graph	Algorithm						Per	iods: 12		
		a of around a Daoia around algorith		1:00:000							
Kruskal and P	rim's algo	n of graphs – Basic graph algorith rithm - Shortest path algorithms artially ordered sets, properties of	– Dijs	ktra's	algorith	m – DF	S and BF	S	CO2		
Kruskal and P algorithms. Lat	rim's algo tices as p	rithm - Shortest path algorithms	– Dijs	ktra's	algorith	m – DF	S and BF	FS IS,	CO2 iods: 12		
Kruskal and P algorithms. Lat Sublattices UNIT-III Definitions and	rim's algo tices as p Boolea d example	rithm - Shortest path algorithms artially ordered sets, properties of	– Dijs Lattice	ktra's es. Lat momo	algorith ttices as rphism.	m – DFS Algebrai Boolean	S and BF ic System Function	FS IIS, Per			
Kruskal and P algorithms. Lat Sublattices UNIT-III Definitions and	rim's algo tices as p Boolea d example and Minin	rithm - Shortest path algorithms artially ordered sets, properties of n Algebra s, Subalgebra, Direct Product an	– Dijs Lattice	ktra's es. Lat momo	algorith ttices as rphism.	m – DFS Algebrai Boolean	S and BF ic System Function	FS IS, Per IS,	iods: 12		
Kruskal and P algorithms. Lat Sublattices UNIT-III Definitions and Representation UNIT-IV	rim's algo tices as p Boolea d example and Minin Optimis nming – F	rithm - Shortest path algorithms artially ordered sets, properties of l n Algebra es, Subalgebra, Direct Product an mization of Boolean Functions, Desi zation Techniques ormulation of LPP – Graphical me	 Dijs Lattice nd Hor ign exa 	ktra's es. Lat momo ample	algorith ttices as rphism. s using	m – DFS Algebrai Boolean Boolean	S and BF ic System Function Algebra	FS s, Per s, Per	iods: 12 CO3		
Kruskal and P algorithms. Lat Sublattices UNIT-III Definitions and Representation UNIT-IV Linear Program	rim's algo tices as p Boolea d example and Minin Optimis nming – F gnment pr	rithm - Shortest path algorithms artially ordered sets, properties of l n Algebra es, Subalgebra, Direct Product an mization of Boolean Functions, Desi zation Techniques ormulation of LPP – Graphical me	 Dijs Lattice nd Hor ign exa 	ktra's es. Lat momo ample	algorith ttices as rphism. s using	m – DFS Algebrai Boolean Boolean	S and BF ic System Function Algebra	FS Is, Per Is, Per Dn	iods: 12 CO3 iods: 12		
Kruskal and P algorithms. Lat Sublattices UNIT-III Definitions and Representation UNIT-IV Linear Program problems- Assi UNIT-V Applications of	rim's algo tices as p Boolea and Minin Optimis nming – F gnment pr Instruc Boolean	artially ordered sets, properties of a n Algebra es, Subalgebra, Direct Product an mization of Boolean Functions, Desi zation Techniques ormulation of LPP – Graphical mer oblems. tional Activities Functions - Practical applications of	 Dijs Lattice Id Horign exa thods 	ktra's es. Lat momo ample - Sim	algorith ttices as rphism. s using plex me	m – DFS Algebrai Boolean Boolean thod- Tra	S and BF ic System Function Algebra	FS Is, Per Is, Per Ion Per	iods: 12 CO3 iods: 12 CO4		
Kruskal and P algorithms. Lat Sublattices UNIT-III Definitions and Representation UNIT-IV Linear Program problems- Assi UNIT-V	rim's algo tices as p Boolea a example and Minin Optimis nming – F gnment pu Instruc Boolean Assignmer iods: 60	artially ordered sets, properties of a n Algebra es, Subalgebra, Direct Product an mization of Boolean Functions, Desi zation Techniques ormulation of LPP – Graphical mer oblems. tional Activities Functions - Practical applications of	 Dijs Lattice Id Horign exa thods f Basic 	ktra's es. Lat momo ample - Sim	algorith ttices as rphism. s using plex me	m – DFS Algebrai Boolean Boolean thod- Tra	S and BF ic System Function Algebra ansportatio	FS Is, Per Is, Per Ion Per	iods: 12 CO3 iods: 12 CO4 iods: 12 CO5		

Map

Dr. P. Raja, Chairman - Bos



M.Tech. - Electronics and Communication Engineering

COs/POs/PSOs Mapping

COs/POs	s/PSOs Ma	pping							
COs		Pro	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	-	2	-	-	1	-	-
2	2	-	-	2	-	-	1	-	-
3	2	-	-	2	-	-	1	-	-
4	2	-	-	2	-	-	1	-	-
5	2	-	-	2	2	-	1	-	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accomment		Con	End Semester Examination	Total				
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	



Department	Electronics and Communication Engineering Programme: M.Tech VL											
Semester		I		PC				TE				
Course Code		P23VET101	_	riods/V	7	Credit						
		Flootson's Design Automotion Tools	L	T	P	C		ESE	TM			
Course Name		Electronic Design Automation Tools	3	0	0	3	40	60	100			
	On c	ompletion of the course, the students will						BT M (Highe	appinę st Leve			
	CO1 Understand Functional design and verification models.											
Course	CO2 Synthesize circuits using HDL codes.											
Outcome	CO3 Design circuits, IC design flow using PSPICE tool,											
	CO4	Design Mixed signal design flow for integra	ted ci	rcuit de	esign.			ł	〈 3			
	CO5	Implement Microelectronics design using (EDA) tools.	Elec	tronic	Design	Auto	mation	ŀ	〈 4			
Unit-I	Simu	lation Using HDL						Peric	ods: 9			
Simulation-Typ	pes of	Simulation, Logic Systems, Working of Logic g Analysis, Formal Verification, Switch-Lev				-		C				
Unit-II	Synt	hesis Using HDL						Periods: 9				
Memory Synth	iesis, P	ynthesis, VHDL and Logic Synthesis, Mem erformance-Driven Synthesis. ation and Synthesis: Modelsim and Leonardo	-	-	sis, FSI	VI Syn	thesis,	C	02			
Unit-III		it Design and Simulation Using PSPICE	•					Periods: 9				
•		ransistors, A/D & D/A Sample and Hold C gn and Analysis of Analog and Digital Circuit				gital S	System	С	D 3			
Unit-IV	An O	verview of Mixed Signal VLSI Design						Periods: 9				
		nalog and Digital Simulation, Mixed Sig ling, Integration to CAD Environments.	gnal	Simula	itor Co	onfigur	ations,	C	D 4			
Unit-V	Instr	uctional Activities						Peric	ods: 9			
	•	nodels using digital logic circuits- FSM Syr d signal simulation environment setup	ithesi	s- Simi	ulation	of Tra	nsistor	C	D 5			
Lecture Po	eriods	45 Tutorial Periods: -	Pra	ctical I	Periods	s: -	Total	Periods	s: 45			
 J.Bhask M.H.Ras M.J.S.S Web Reference https://n https://o 	ar, "A ar, "A shid, " mith, " s ptel.ac nlinecc /ww.bte	/erilog Primer", BSP, 2003. /erilog HDL Synthesis", BSP, 2003. SPICE FOR Circuits and ElectronicsUsing Application-Specific Integrated Circuits",(19 in/courses/106105083 purses.swayam2.ac.in/aic20_sp59/preview echguru.com/coursesnptelelectronic-des	97). A	ddisor) Wesle	y.						

Dr. P. Raja, Chairman - Bos

COs/POs/PSOs Mapping

COs		Pr	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	2	1	2	-	1	3	2	-
2	2	2	1	2	-	1	3	2	-
3	2	2	1	2	-	1	3	2	-
4	2	2	1	2	-	1	3	2	-
5	2	2	1	2	2	1	3	2	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accomment		Con		End Semester	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	10		15	10	5	60	100	



Department	Elec	tronic	s and Communication Engine	ering		Prog	amme	M.Tec	h. – VL	SI & E	S		
Semester			I		Cour	se Ca PC	tegory:	End S	Semeste	er Exam E	า Туре		
Course Code			P23VET102		Per	iods/W	/eek	Credit	Maxi	mum N	larks		
Course Coue			FZJVETIUZ		L	Т	Ρ	С	CAM	ESE	ТМ		
Course Name		FF	GA Based System Design		3	0	0	3	40	60	100		
	On c	omple	tion of the course, the studer	nts will I	oe ab	le to				T Mapp ghest L			
	CO1	Descr	ibe the various basic modules	of FPGA	١					K2			
Course	CO2	Relate	e the technology mapping with	FPGA						K3			
Outcome	CO3		K3										
	CO4 Classify the various FPGA architectures												
	CO5	CO5 Synthesize various multipliers & filters											
Unit-I	EDC	A Arab	itecture							Period	~. 0		
										renou	5. 9		
			ts, Digital design and FPGAs. , FPGA Fabrics, Circuit design							CO1			
Unit-II	Tech	nology	/ Mapping for FPGAs						Periods: 9				
			synthesis, Logic synthesis, L chnology mapping, Timing an							CO2			
Unit-III	Rout	ting for	FPGAs							Period	s: 9		
Experimental	proced	dure Lo	gy for routing in FPGAs, Rou ogic block architecture, Logic tion, Experimental procedure, L	block	functi	onality	vs ar	ea and		CO3			
Unit-IV	Arch	itectur	e of FPGAs							Period	s: 9		
Study of Xilinx of Xilinx & Alte			FPGAs, Architecture of Altera	cyclone	FPG/	A serie	s. Com	parison		CO4			
Unit-V	Instr	uction	al Activities							Period	s: 9		
Synthesis of r mapping of I/O		er and	digital filters in FPGA and ar	nalyse th	ne FP	'GA ar	chitect	ure and		CO5			
Lecture Per	riods:	45	Tutorial Periods: -	Pract	ical F	Period	s: -	тс	otal Per	iods: 4	5		
Reference Bo	oks												
2. Wayne 3. S. Trin	e Wolf, nberge	Moder r, Edr,	based system design, Prentice n VLSI design, System on Chip Field Programmable Gate Arra A Prototyping by VHDL / Verilog) design, y techno	3rd E logy,	Kluwe	r Acade	emic put		n, 2009			
Web Reference	es												
2. https://	dl.acm		i/book/10.5555/983326 ia.edu/31100712/FPGA-Based										

* TE – Theory Exam, LE – Lab Exam

lage Dr. P. Raja, Chairman - Bos

COs/POs/PSOs Mapping

<u> </u>		Pro	ogram Out	comes (PC	Ds)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	3	-		
2	2	-	3	3	-	1	3	3	-		
3	2	-	3	3	-	1	3	3	-		
4	2	-	3	3	-	1	3	3	-		
5	2	2	3	3	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

	Accord		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total
AS	Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
	Marks	10		15	10	5	60	100



Department	Electronics and Communication Engineering		Pro	gramm	e: M.Tec	h. – VLS	Programme: M.Tech. – VLSI & ES								
Semester	I	Cour	se Cate PC		End Semester Exam Type:			be: TE							
Course Code	P23VET103		Periods/Week			Maxi	imum M	arks							
Course Code			Т	Р	С	CAM	ESE	ТМ							
Course Name	VLSI Design Techniques	3	-	-	3	40	60	100							

	On co	ompletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Demonstrate the characteristics of MOS transistors with its small signal parameters	K3
	CO2	Draw stick diagram and design circuits in static and dynamic CMOS logic	K3
Outcome	CO3	Estimate the VLSI circuit performance based on resistors, inductors and capacitors.	K3
	CO4	Design combinational and sequential circuits in VLSI and understand its clock distribution	K3
	CO5	Code the combinational and sequential circuits in Verilog HDL language	K4

Unit-I		Periods: 9					
		ors, Threshold voltage- Bod nall signal AC characteristics.	y effect- Design equations- Basic CMOS technology	Second order	CO1		
Unit-II	Inverters a	nd Logic Gates			Periods: 9		
times, Super I	ouffers, Driving	-	DC and transient characteris MOS logic structures, Transr	-	CO2		
Unit-III	Unit-III Circuit Characterization and Performance Estimation						
	-	bacitance estimation, Induct d design margining. Charge s	ance, switching characterist haring. Scaling	ics, transistor	CO3		
Unit-IV	VLSI Syste	m Components, Circuits an	d Design		Periods: 9		
carry adders,	Carry look al	nead adders, High-speed ac	Shift registers. Arithmetic cire Iders, Multipliers. Physical de lock distribution. Basics of CM	esign – Delay	CO4		
Unit-V							
•			HDL for Structural, Data flo	w, Behavioral	CO5		
Case study on Overview of digital design with Verilog HDL for Structural, Data flow, Behavioral Styles of Hardware Description CO5 Lecture Periods: 45 Tutorial Periods: - Practical Periods: - Total Periods: 45							

Reference Books

- 1. Neil H.E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design, Pearson Education ASIA, 2nd edition, 2000.
- 2. John P.Uyemura "Introduction to VLSI Circuits and Systems", John Wiley &Sons, Inc., 2002.
- 3. Samir Palnitkar, "Verilog HDL", Pearson Education, 2nd Edition, 2004
- James D Plummer, Michael D. Deal, Peter B.Griffin, "Silicon VLSI Technology: fundamentals practice and Modeling", Prentice Hall India, 2009

Web References

1. http://web.ewu.edu

2. http://ic.sjtu.edu

3. http://nptel.iitm.ac.in

Dr. P. Raja, Chairman - Bos

4. http://ee.ncu.edu.tw/~jfli/vlsi21/lecture/ch01.pdf

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

COs		Pro	ogram Out	comes (PC	Ds)		Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	3	-		
2	2	-	3	3	-	1	3	3	-		
3	2	-	3	3	-	1	3	3	-		
4	2	-	3	3	-	1	3	3	-		
5	2	2	3	3	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		Con	End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		10 15 10		5	60	100



Department	Electronic	s and Communication Engine	— ;			M.Tech							
Semester		I		irse Cat HS				er Exam TE					
Course Code		P23HSTC01	Pe L	riods/W T	eek P	Credit C	Max CAM	kimum N ESE	Marks TM				
Course Name	Res	earch Methodology and IPR	3	0	0	3	40	60	100				
		Common to all the M.Teo	h (ECE and	VLSI &	ES)		.1	.11					
	On comple	tion of the course, the studen	ts will be ab	le to				BT Ma (Highes	apping st Level)				
	CO1 Form	ulate research problem						·····	(2				
Course	CO2 Carry	out research analysis						K2					
Outcome	CO3 Follow	w research ethics						K2					
	CO4 Describe today's world is controlled by Computer, Information Technology, but tomorrow world will beruled by ideas, concept, and creativity												
	CO5 Interpret IPR and filing patents in R & D												
Unit-I	Research F	Problem Formulation						Peri	ods: 9				
research probl	em, errors in of investigati	lem- Sources of research prol selecting a research problem, so on of solutions for research strumentations	cope and obj	ectives	of resea	arch prob	olem.	C	01				
Unit-II	Literature Review												
Effective literat	ure studies a	pproaches, analysis, plagiarism,	and researc	h ethics				C	02				
Unit-III	Technical v	vriting / Presentation						Peri	ods: 9				
	-	how to write report, paper, devitation and assessment by a revi			propos	sal, form	at of	C	03				
Unit-IV	Introductio	n to Intellectual Property Righ	ts (IPR)					Peri	ods: 9				
Development:	technologica	erty: Patents, Designs, Trade a I research, innovation, patentin n Intellectual Property. Procedu	g, developm	ent. Int	ernatio	nal Scer	nario:	C	04				
Unit-V	Instruction	al Activities						Peri	ods: 9				
•		of research problems- Develop y rights infringement	ment of a re	esource	propos	al- Liter	ature	C	05				
Lecture Pe	eriods: 45	Tutorial Periods: -	Practical	Period	s: -	٢	otal P	eriods:	45				
eference Boo	ks												
students 2. Wayne 2001 3. C.R. Ko Edition,	s'" Kenwyn Pu Goddard and othari, Gaura 2018	Wayne Goddard, "Research r ıblisher, 1996 Stuart Melville, "Research Meth v Garg, New Age Internationa tellectual Property", Taylor & Fra	odology: An I, Research	Introduc Method	tion"2 nd	^d edition,	Lansd	owne pi	ublishe				
Veb Reference	·····		,										
		n/document/427419672/Researd n/~palash/research-methodology			-Ipr								

Map

Dr. P. Raja, Chairman - Bos

- 3. https://www.wipo.int/edocs/pubdocs/en/intproperty/958/wipo_pub_958_3.pdf
- 4. https://lecturenotes.in/m/21513-research-methodology-

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

COs		Pr	ogram Out	comes (PC	Ds)		Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	3	2	1	1	2	1	1	-	-		
2	3	2	1	1	2	1	1	-	-		
3	3	2	1	1	2	1	1	-	-		
4	3	2	1	1	2	1	1	-	-		
5	3	2	1	1	2	1	1	-	-		

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Assessment		Con	End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		0 15 10		5	60	100



Department	Electronics and Communication Engineering	Programme: M.Tech. – VLSI & ES							
Semester	I	Coui	rse Cat PC	egory:	End Semester Exam Type: LE				
Course Code	P23VEP101		Periods/Week			Credit Maximum		Marks	
Course Coue			Т	Р	С	CAM	ESE	ТМ	
Course Name	VLSI Design Laboratory	0	0	4	2	50	50	100	

	On c	BT Level	
Course	CO1	Design and simulate combinational circuits in Verilog HDL	K4
	CO2	Design and simulate sequential circuits in Verilog HDL	K4
Outcome	CO3	Design and simulate VLSI circuits using spice tool	K4
	CO4	Interface FPGA with PC for I/O interfacing	K5
	CO5	Implement combinational and sequential circuits using FPGA/CPLD	K5

List of Lab Experiments

- 1. Design and simulate combinational circuits using VHDL/Verilog HDL in Gate level, behavior level and generate test vectors
 - Adder, subtractor
 - Code converter
 - Decoder
 - Encoder
 - Multiplexer
 - Demultiplexer
 - Multiplier
 - Divider
- Design and simulate sequential circuits using VHDL/Verilog HDL in Gate level, behavior level and generate test vectors
 - Flip-flops
 - Shift registers (SISO, SIPO, PISO, PIPO)
 - Synchronous counter
 - Asynchronous counter
 - Mod counter
 - Sequence generator
 - Sequence detector
 - Ring and Johnson counter
- 3. Simulation of NMOS and CMOS circuits using SPICE.
- 4. FPGA/CPLD real time programming and I/O interfacing.
- 5. Implementation of combinational circuit in FPGA/CPLD
- 6. Implementation of sequential circuit in FPGA/CPLD

Reference Books:

- Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, "Digital Integrated Circuits A Design Perspective ", Prentice Hall of India, 2012.
- James D Plummer, Michael D. Deal, Peter B.Griffin, "Silicon VLSI Technology: fundamentals practice and Modeling", Prentice Hall India, 2009.
- 3. Thomas, D. E., Philip.R. Moorby "The Verilog Hardware Description Language",2nd edition, Kluwer Academic Publishers,2002.
- 4. DebaPrasad Das, VLSI Design", Oxford University Press, 2012.





Web References:

- 1. http://www.stem-edu.com/wp-content/uploads/2017/02/Rabaey-Digital-Integrated-Circuits-AsignPerspective-2nd-Edition.pdf
- 2. http://nptel.iitm.ac.in
- 3. http://ee.ncu.edu.tw/~jfli/vlsi21/lecture/ch01.pdf
- 4. https://www.tutorialspoint.com/vlsi_design/vlsi_design_digital_system.htm

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

605		Pro	ogram Out	comes (P	Os)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
CO1	2	1	3	1	-	1	3	3	-		
CO2	2	1	3	1	-	1	3	3	-		
CO3	2	1	3	1	-	1	3	3	-		
CO4	2	1	3	1	-	1	3	3	-		
CO5	2	1	3	1	-	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

	C							
Assessment	Performance in	n practical c	lasses	Model Practical	Attendance	Examination		
	Conduction of practical	Record work	viva	Examination	Attendance	(ESE) Marks		
Marks	15	5	5	15	10	50	100	



Department	Elec	tronics and Communication Engineering		Pr	ogran	nme: M .	Tech. – V	LSI & ES	S		
Semester		I	С	0,1					er Exam Type: . E		
Course Code		D32U6DC01	Perioc		eek	Credit	Max	ximum M	1arks		
Course Code	Inse Code P23HSPC01 Inse Name Technical Seminar and Report Writing Common to all the M.Tech On completion of the course, the students CO1 Select a subject, narrowing the subject CO2 Explain objective and collect the releva CO3 Describe the papers and understand the each paper CO4 Prepare a working outline and linking the subject	L	Т	Р	С	CAM	ESE	ТМ			
Course Name	T	echnical Seminar and Report Writing	0	0	4	2	50	50	100		
		Common to all the M.Tech (E	CE an	d VLS	I & ES	S)		.	<u>i</u>		
	On c	On completion of the course, the students will be able to									
	CO1	O1 Select a subject, narrowing the subject into a topic									
Course	CO2	Explain objective and collect the relevant bibliography									
Outcome	CO3	Describe the papers and understand the author's contributions and critically analyzing each paper									
	CO4	Prepare a working outline and linking the papers and preparing a draft of the paper									
	CO5	Prepare conclusions based on the reading of all the papers, Writing the Final Paper, and giving final Presentation							3		

Activity	Instructions	Submission week	Evaluation
Selection of area of interest and Topic	select an area of interest, topic and state an objective	2 nd week	3 % Based on clarity of thought, current relevance and clarity in writing
Stating an Object	tive		-
Collecting Information about area & topic	 List 1 Special Interest Groups or professional society List 2 journals List 2 conferences, symposia or workshops List 1 thesis title List 3 web presences (mailing lists, forums, news sites) List 3 authors who publish regularly in your area Attach a call for papers (CFP) from your area. 	3 rd week	3% (The selected information must be area specific and of international and national standard)
Collection of Journal papers in the topic in the context of the objective – collect 20 & then filter	 Provide a complete list of references you will be using- Based on your objective -Search various digital libraries and Google Scholar When picking papers to read - try to: Pick papers that are related to each other in some ways and/or that are in the same field so that you can write a meaningful survey out of them. Favour papers from well-known journals and conferences, in the field (as indicated in other Favour more recent papers, Pick a recent survey of the field so you can quickly gain an overview, Find relationships with respect to each other and to your topic area (classification scheme/categorization) Mark in the hard copy of papers whether complete work or section/sections of the paper are being considered 	4 th week	6% (The list of standard papers and reason for selection)



Reading and notes for first 5 papers	 Reading Paper Process For each paper form a Table answering the following questions: What is the main topic of the article? What was/were the main issue(s) the author said they want to discuss? Why did the author claim it was important? What simplifying assumptions does the author claim to be making? What did the author do? How did the author claim they were going to evaluate their work and compare it to others? What did the author say were the limitations of their research? What did the author say were the important directions for future research? Conclude with limitations/issues not addressed by the paper (from the perspective of survey) 	6 th week	8% (The table given should indicate your understanding of the paper and the evaluation is based on your conclusions about each paper)
Reading and notes for next 5 papers	Repeat Reading Paper Process	7 th week	8% (The table given should indicate your understanding of the paper and the evaluation is based on your conclusions about each paper
Draft outline 1 and Linking papers	Prepare a draft Outline, your survey goals, along with a classification / categorization diagram	8 th week	8% (This component will be evaluated based on the linking and classification among the papers)
Abstract	Prepare a draft abstract and give a presentation	9 th week	6% (Clarity, purpose and conclusion) 6% Presentation & Viva Voce
Introduction Background	Write an introduction and background sections	10 th week	5% (clarity)
Sections of the paper	Write the sections of your paper based on the classification / categorization diagram in keeping with the goals of your survey	11 th week	10% (this component will be evaluated based on the linking and classification among the papers)
Conclusions	Write your conclusions and future work	12 th week	5% (conclusions)
Final Draft	Complete the final draft of your paper	13 th week	10% (formatting, English, Clarity and linking) 4% Plagiarism Check Report
Seminar	A brief 15 slides on your paper	14 th & 15 th week	10% (based on presentation and Viva-voce)

* TE – Theory Exam, LE – Lab Exam

COs/ POs/ PSOs Mapping

<u> </u>	Program Outcomes (POs) PO1 PO2 PO3 PO4 PO5 F						Program Specific Outcomes (PSOs)			
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO3		
1	2	3	3	1	3	3	3	-	-	

de la Dr. P. Raja, Chairman - Bos

2	2	3	2	1	3	2	3	-	-
3	2	3	2	1	3	2	3	-	-
4	2	3	2	1	3	2	3	-	-
5	2	3	2	1	3	2	3	-	-

Correlation Level: 1-Low, 2-Medium, 3-High

Evaluation Method

Assessment Mookly Examination	End Semester	Total					
	-	Seminar	Record work	Viva	Attendance	(ESE) Marks	Marks
Marks	40	30	10	10	10	-	100



PROFESSIONAL ELECTIVE COURSES	
-------------------------------	--

Professional Elective-I (Offered in Semester I)

SI. No	Course Code	Course Title
1	P23VEE101	Principles of ASIC Design
2	P23VEE102	VLSI Architecture
3	P23VEE103	Physical Design of VLSI
4	P23VEE104	Real-Time Systems
5	P23VEE105	Analog IC Design



Department	Electro	onics and Communication Engineering			ogramme		·····				
Semester		I	Cours	se Cate P		ode:	Enc	Semes	ter Exan TE	า Туре	
Course Code		P23VEE101	Per	iods/W	/eek	Cr	edit	Max	ximum Marks		
			L	Т	Р		С	CAM	ESE	ТМ	
Course Name		Principles of ASIC Design	3	0	0		3	40	60	100	
	On com	pletion of the course, the students will b	e able	to					BT M (Higl Lev		
	CO1 Demonstrate VLSI tool-flow and appreciate FPGA architecture.									2	
Course	CO2	CO2 Describe the concepts of ASIC design methodology, data path elements, operators, I/O cells.									
Outcome	CO3 Write the Verilog/VHDL coding of VLSI circuit and generate automatic test pattern.									3	
	CO4	Explain algorithms for floor planning and optimized area and speed.	placem	ent of	cells for				К	3	
	CO5	Illustrate the Spartan 3E, Xilinx, Vertex F I/O blocks.	PGA de	evices a	and its s	peci	ficatio	ons,	к	K4	
Unit - I	Introduc	tion To Programmable Devices							Peric	ods: 9	
•	logic devi	ces: ROM - PLA - PAL - PLD - FPGA - fe able logic devices; Speed performance and	-		•		applio	cations	CC		
Unit - II		tion To ASIC	i system	i piogi	annabh	iity.			Periods: 9		
gate array bas	sed ASIC	ICs - full custom with ASIC - semi custom - channeled – channel less - structured ; Logical effort : area and efficiency - p	- data	path	element	ts -	adde	rs -	CC)2	
Unit - III	Low Lev	el Design Language							Perio	ods: 9	
and simulation	- two level	ction to CFI designs representation; Half g logic synthesis - high level logic synthesis scan test - fault simulation - automatic test	- VHDI	_ and le	ogic syn		•		СС)3	
Unit - IV	Floor Pl	anning, Placement And Routing							Peric	ods: 9	
planning tools improvement;	- I/O and Time drive	ols - system partitioning - estimating ASIC bower planning - clock planning - placeme n placement methods - physical design f iting - circuit extraction and DRC.	ent algo	rithms	- iterativ	ve p	lacen	nent	CC)4	
Unit - V	Instruct	onal Activities							Peric	ods: 9	
•	•	and Vertex Board Analysis - inputs and nd PALs design using ASIC board.	outputs	- cloc	k and po	owe	r inpu	ıts -	co)5	
Lecture Pe	eriods: 45	Tutorial Periods: -	Pract	ical Pe	eriods: -		-	Fotal Pe	eriods: 4	5	
2. Farzad 3. Wayne	/I J S, "App N, Farana Wolf, "FP(lication Specific Integrated Circuits", Pears k N, "From ASICs to SOCs: A practical App GA-Based System Design", Prentice Hall, 2 Verification of Application Specific Integra	oroach", 2004.	Prenti	ce Hall, :			ce Hall	2004.		
Web Referenc						, 1					
		chgate.net/publication/331173486_Introducto	ory_Cha	pter_AS	SIC_Tecl	hnol	ogies_	_and_De	;		

Marp

sign_Techniques www.utdallas.edu/~zhoud/DesignEntry.

- 2. en.wikipedia.org/wiki/High-level_synthesis.
- 3. https://www.electronics-notes.com/articles/digital-embedded-processing/asic-application-specific-ic/how- to-design-asic.php.
- 4. https://www.engr.siu.edu/haibo/ece428/notes/ece428_intro

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

		Pro	ogram Out	comes (P	Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	-	1	3	3	-
2	2	-	3	3	-	1	3	3	-
3	2	-	3	3	-	1	3	3	-
4	2	-	3	3	-	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accessment		Con	End Semester	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	1	0	15	10	5	60	100



Department	Electronics and Communication Engineering Programme: M.Tech VLS										
Semester		I	Course Category: E							er Exam Type: TE	
Course Code		P23VEE102	Periods/Week				Credit	Credit Max		imum Marks	
Course Coue		FZ3VEE10Z				Р	С	CAM	ESE	ТМ	
Course Name		VLSI Architecture	3		0	0	3	40	60	100	
	On completion of the course, the students will be able to										
	CO1	Recognizes the various static and dynamic	circuit	des	ign c	oncept	s.			K2	
Course	CO2	CO2 Outline the different programmable logic devices with its application.									
Outcome	CO3	CO3 Solve the algorithms for various compaction terminologies.									
	CO4	Build the digital circuits with analog VLSI de	esign.							K3	
	CO5										
	<u>i</u>										
Unit - I	CMOS	Design							Peri	ods: 9	
	S-dynami	SI design Methodologies- Logic design with c CMOS circuits, Bi-CMOS circuits- Layout di av.					0		C	01	
Unit - II		ammable Logic Devices							Peri	ods: 9	
Devices Archit	ecture- F	es-Anti fuse-SRAM-EPROM and EEPROM unction blocks, I/O blocks, Interconnects, Xil tex - Altera MAX 7000-Flex 10KStratix.							C	02	
Unit - III		Construction, Floor Planning, Placement A	And Ro	outi	na				Peri	ods: 9	
System partitio	on – FPG	A partitioning – Partitioning methods- floor p etailed routing – special routing- circuit extrac	lanning	j —	place	ment p	ohysical	design		03	
Unit - IV	-	y VLSI Design							Peri	ods: 9	
	•	LSI- Design of CMOS 2-stage – 3-stage Opernet MOS-Analog primitive cells-realization of r	•				nd High		C	04	
Unit - V	Instru	ctional Activities							Peri	ods: 9	
		Carry Adder, Multiplier, Comparator, Shift design with architecture.	registe	ers	and /	ALU ci	rcuits in	CPLD	C	05	
Lecture Pe	riods: 45	Tutorial Periods: -	Prac	tica	I Per	iods: ·	•	Total P	eriods:	45	
Deference P-	oks		<u>.</u>								
Reference Bo	Wolf "Mo										
 Wayne Samir P John P 	alnitkar, " . Uyeme	dern VLSI design "Prentice Hall India,2006. Verilog HDL, A Design guide to Digital and Sy a "Chip design for submicron VLSI cmos							Learni	ng India	
 Wayne Samir P John P Edition" Nataraja 	Palnitkar, " . Uyeme , 2011. an Sarav	Verilog HDL, A Design guide to Digital and Sy	s layou	ut a	nd s	imulati	on ", C	engage		0	
 Wayne Samir P John P Edition" Nataraja Archited 	Palnitkar, " . Uyeme , 2011. an Sarav ctures ", L	Verilog HDL, A Design guide to Digital and Sy a "Chip design for submicron VLSI cmos ana Kumar, Krishnasamy Natarajan Vije	s layou	ut a	nd s	imulati	on ", C	engage		0	
 Wayne Samir P John P Edition" Nataraja Architec 	Palnitkar, " . Uyeme , 2011. an Sarav ctures ", L ces	Verilog HDL, A Design guide to Digital and Sy a "Chip design for submicron VLSI cmos rana Kumar, Krishnasamy Natarajan Vije AP Lambert Academic Publishing, 2016	s layou	ut a	nd s	imulati	on ", C	engage		0	
 Wayne Samir P John P Edition" Nataraja Architect Web Reference http://co 	valnitkar, " . Uyeme , 2011. an Sarav ctures ", L ces purses.eng	Verilog HDL, A Design guide to Digital and Sy a "Chip design for submicron VLSI cmos ana Kumar, Krishnasamy Natarajan Vije	ayou eyakum	ut a	nd s	imulati	on ", C	engage		0	
 Wayne Samir P John P Edition" Nataraja Architect Web Reference http://co http://www 	alnitkar, " . Uyeme , 2011. an Sarav ctures ", L ces ourses.eng ww.ul.ie/g	Verilog HDL, A Design guide to Digital and Sy a "Chip design for submicron VLSI cmos ana Kumar, Krishnasamy Natarajan Vije AP Lambert Academic Publishing, 2016 gr.wisc.edu/ece/ece755.html	ayou eyakum	ut a	nd s	imulati	on ", C	engage		0	

Marp Dr. P. Raja, Chairman - Bos

COs/POs/PSOs Mapping

COs		Pr	ogram Out	comes (PO	Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	-	1	3	3	-
2	2	-	3	3	-	1	3	3	-
3	2	-	3	3	-	1	3	3	-
4	2	-	3	3	-	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accessment		(Continuous Asses	End Semester	Total		
Assessment	CAT 1	CAT 2	Model Exam	Model Exam Assignment* Attendance		Examination (ESE) Marks	Marks
Marks	1	0	15	10	5	60	100



Department	Electronics and Communication Engineering Programme: M.Tech VLSI & Course Category: End Semester Ex									
Semester		I	Cours	se Cate PE	gory:	End S	emestei T		Туре:	
			Peri	ods/We	ek	Credit	Maxi	mum M	arks	
Course Code		P23VEE103	L	Т	Р	С	CAM	ESE	TM	
Course Name		Physical Design of VLSI	3	0	0	3	40	60	100	
	On co	ompletion of the course, the students will b	be able	to				Ma (Hig	BT pping hest vel)	
Course	CO1	Explain the concepts of VLSI technology in	physica	l desigr	۱.			l	K3	
Outcome	CO2	Illustrate the concept of Placement using va	rious al	gorithm	s.				K3	
	CO3	Illustrate the Routing methodologies using v	arious a	algorith	ms.			l	K4	
	CO4	Conclude the concepts of delay modeling&	delay m	inimiza	tion			l	K4	
	CO5	Examine single layer and over the cell routir techniques.	ng and a	apply 1[D and	2D com	oaction	I	K3	
Unit - I	Introd	duction to VLSI Technology						Peri	ods: 9	
Wein- Berger programmable Algorithmic Pa	arrays a gate tradigms		gate arr	ays an	, d sea	of gate	s, field		01	
Unit - II		ment Using Top-Down Approach				-		Peri	ods: 9	
with capacity a simulated ann	and i/o co ealing- F nealing-	ation of Hyper Graphs with Graphs, Kernigha onstraints; Floor planning: Rectangular dual flo loor plan sizing; Placement: Cost function- for partitioning placement- module placement ement	oor plar orce dire	ning-h ected m	ierarc nethod	hical app l- placen	broach- hent by	C	02	
Unit - III		ng Using Top Down Approach						Peri	ods: 9	
hierarchical approach-Inte	pproache ger Line	running- line searching- Steiner trees; Globa es- multi-commodity flow based techniques ar Programming; Detailed Routing: Channel F FPGA- Row based FPGAs	- Rand	omised	Rout	ing- On	e Step	C	03	
Unit - IV		rmance Issues in Circuit Layout						Peri	ods: 9	
Driven Placen Timing Driving	nent: Ze g Routing	Delay Models- Models for interconnected D ro Stack Algorithm- Weight based placeme g: Delay Minimization- Click Skew Problem- zation- unconstrained via Minimization- Other	ent- Line Buffered	ear Pro	grami Trees	ming Ap s. Minim	proach	C	04	
Unit - V	1	ctional Activities						Peri	ods: 9	
		sic combinational circuits- Floor planning usir A- Implementation of gate delay models to es					thm for	C	05	
Lecture Pe	•	· · · ·		tical Pe			Total P	eriods	45	
Reference Bo			i		_	i		_		
2. Ban Wor	ng, Anura	Practical Problems in VLSI Physical Design A ag Mittal Yu Cao and Greg Starr, "Nano CMO Algorithms for VLSI Physical Design Automatic	S Circui	t and P	hysica	l Design			2008	

4. Krishna Lal Baishnab and Kiran Maiye, "Convex Optimisation on Routing in VLSI Physical Design", LAP Lambert Academic Publishing, 2017

Web References

1. http://www2.inf.uos.de/papers_html/

2. http://ic.sjtu.edu

3. https://www.ifte.de/books/eda/chap1.pdf

4. https://nptel.ac.in/courses/106/105/106105161/

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

		Pr	ogram Out	comes (PC)s)	1	Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	3	-		
2	2	-	3	3	-	1	3	3	-		
3	2	-	3	3	-	1	3	3	-		
4	2	-	3	3	-	1	3	3	-		
5	2	2	3	3	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

According		(Continuous Asses	sment Marks (CAN	1)	End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	1	0	15	10	5	60	100



Department	Electr	onics and Communication Engineering		Р	rogra	amme	: M.Tecl	n VLSI	& ES			
Semester		I	Cou		Cate PE	gory:	End	Semeste T	er Exam E	Туре:		
Course Code		P23VEE104		iods			Credit	-+	mum Ma	T		
			L		Т	Ρ	C	CAM	ESE	ТМ		
Course Name		Real Time Systems	3		0	0	3	40	60	100		
	On cor	npletion of the course, the students will	be able	to					BT Ma (Higł Lev			
Course	CO1	Distinguish Real time operating systems a	nd oper	ating	sys	tem.			l	< 3		
Outcome	CO2	Describe multitask scheduling involved in	eal time	e sys	tems	S.			I	{ 3		
	CO3	Explain the programming language and to	ols.						I	< 3		
	CO4	Illustrate the concepts on real time Databa	ses.						I	{ 3		
	CO5 Illustrate the characteristics of real time systems.											
Unit - I	Introdu	uction							Perio	ds: 9		
Performance Me Real-time System and Reliability.	easures ems – C Basic Co heduling	n Real Time Computing – Structure of a for Real Time Systems – Estimating Prog assification of Real-time systems – Applica oncepts of Scheduling: Real-time applicatio of Independent Tasks: Basic on-line algor	ram Ru ations o ns - Bas	in Ti f Re sic c	imes al-tin once	– Ch ne Sy pts fo	aracteris stems – r real-tin	stics of Safety ne task	CC	D1		
Unit - II	· · · · · · · · · · · · · · · · · · ·	uling in Real-Time Systems							Perio	ds: 9		
Scheduling of E Scheduling sch time tasks wit	Depende emes for th varyir	nt Tasks: Tasks with precedence relationsh handling overload: Scheduling techniques g timing parameters - Handling overloa ng and comparison with uniprocessor sched	n overlo ad cond	bad c	condi	tions	- Handlir	ng real-	CC			
Unit - III		imming Language and Tools	3						Perio	ds: 9		
structures Faci	ilitating F	es and Tools – Desired language char lierarchical Decomposition, Packages, Ru rics – Multitasking – Low level program	n time	(Exc	eptio	on) Éi	ror han	dling –	co	03		
Unit - IV	Real T	me Databases							Perio	ds: 9		
Databases, Tra Algorithms, Two	ansactior o – phas	 Basic Definition, Real time Vs General priorities, Transaction Aborts, Concurrence Approach to improve Predictability – Ma I Time Systems. 	ncy cor	ntrol	issu	es, D	isk Sch	eduling	СС)4		
Unit - V	•••	tional Activities							Perio	ds: 9		
Simulation of Ta	ask sche	duling and Management-Real Time Databa	se syste	em-C	ase	study			CC)5		
Lecture Per	iods: 45	Tutorial Periods: -	Prac	tical	Peri	ods:	-	Total Pe	eriods: 4	45		
 Francis Ltd., 200 Liu, Jan Mall Raj Web Reference 	Bennett, " Cottet, 5 02. he W. S.F jib, "Real es	Real-time Computer Control", Second Editic loelle Delacroix and ZoubirMammeri, "Sche ceal-time systems Upper Saddle River, N.J.: Time Systems", Pearson Education, 2009	eduling i	in Re	eal-T	ime S	ystems"		viley &S	ons		

Marp

Dr. P. Raja, Chairman - Bos

- 3. http://class.ece.iastate.edu/cpre458/lecture_notes.htm
- 4. http://www.eecs.umich.edu/courses/eecs571/lectures/lecture1-intro

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

COs		Pr	ogram Out	comes (PC)s)		Program Specific Outcomes (PSOs)				
COS	P01	PO2	PO3	O3 PO4 PO5 PO6		PSO1	PSO2	PSO3			
1	2	-	3	3	1	1	3	-	3		
2	2	-	3	3	1	1	3	-	3		
3	2	-	3	3	1	1	3	-	3		
4	2	-	3	3	1	1	3	-	3		
5	2	2	3	3	2	1	3	-	3		

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Assessment		(Continuous Asses	sment Marks (CAN	1)	End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	1	0	15	10	5	60	100



Department	Electro	onics and Communication Engineering			<u></u>		ech VL		
Semester		I	Cou	irse Ca PE	•••	y: End	d Semeste T	er Exam FE	Туре:
		D22//EE105	Peri	ods/We	eek	Credit	Maxi	imum Ma	arks
Course Code		P23VEE105	L	Т	Р	С	CAM	ESE	ТМ
Course Name		Analog IC Design	3	0	0	3	40	60	100
	On cor	npletion of the course, the students will	be ab	le to					1apping st Level
	CO1	Design amplifiers to meet user specification	ons						K3
Course	CO2	Analyze the frequency and noise performa		of amol	ifiers				K4
Outcome	CO3	Design and analyze feedback amplifiers a		· · · · ·		mps			K4
	CO4	Design and analyze two stage op amps		o olagi	o op u	mpo			K4
	CO5	Design and analyze current mirrors and c	irrent	sinks	with M	OS devic	es		K4
	000								
UNIT- I	Single	Stage Amplifiers						Peri	ods: 9
amplifier with a Differential and	ctive loa d Cascoo	d equivalent circuits and models, CS, CC d, Cascode and Folded Cascode configu de Amplifiers – to meet specified SR, n g, high gain amplifier structures.	uratior	ns with	n activ	ve load,	designof	С	01
UNIT- II	·······	requency and Noise Characteristics of A	mplif	iers				Peri	ods: 9
Cascode and I	ssociatio Differenti	n of poles with nodes, frequency response al Amplifier stages, statistical characteristi rential Amplifiers.	e of C	CS, CG				С	02
UNIT- III	Feedb	ack and Single Stage Operational Amplif	iers					Peri	ods: 9
amplifier perfor	mance p	negative feedback circuits, effect of loadin arameters, single stage Op Amps, two-stag , power supply rejection, noise in Op Amps.	je Op					С	03
UNIT- IV	•••	ty and Frequency Compensation of Two		e Ampl	lifier			Peri	ods: 9
Using Cascode	e Secon	Op Amp – Two Stage Op Amp Single Stag d Stage, Multiple Systems, Phase Marg Stage Op Amps, Slewing In Two Stag	in, Fr	equend	су Со	mpensati	ion, And	С	04
	Instruc	ctional Activities						Peri	ods: 9
		of MOSFET Amplifiers- Design of Op ar iency compensation of Two-stage Amplifier		vith Fe	edba	ck config	urations-	С	05
Lecture Per	riods: 45	Tutorial Periods: -	Pra	actical	Peric	ods: -	Total	Period	s: 45
Reference Boo	oks								
 Willey M Grebene Phillip E. 	.C. Sanse , "Bipolar Allen, Do	IOS: Circuit Design, Layout, And Simulation en, "Analog Design Essentials", Springer, 20 and Mos Analog Integrated Circuit Design" ouglas R .Holberg, "Cmos Analog Circuit De)06. , Johr	n Wiley	& Sor	ns, Inc.,20	003.)2.
Web Referenc		tol op in/pourses/447/400/447400000/							
		tel.ac.in/courses/117/106/117106030/							
		ses.nptel.ac.in/noc22_ee15/preview ses.nptel.ac.in/noc22_ee34/preview							
•		iy.com/topic/analog-circuits/							
TE – Theory Ex									

Map Dr. P. Raja, Chairman - Bos

		Pr	ogram Out	comes (PC)s)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	-	2	-	-	1	-	-		
2	2	-	-	2	-	-	1	-	-		
3	2	-	-	2	-	-	1	-	-		
4	2	-	-	2	-	-	1	-	-		
5	2	-	-	2	2	-	1	-	-		

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Accomment		Con	tinuous Asses	sment Marks (CAN	1)	End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	1	0	15	10	5	60	100



SEMESTER – II

SI.	Course		-	F	Period	s	lits	Max. Marks		
No.	Code	Course Title	Category	L	т	Ρ	Credits	CAM	ESM	Total
The	eory									
1	P23VETC01	Advanced Digital System Design	PC	3	0	0	3	40	60	100
2	P23VETC02	Embedded Processors	PC	3	0	0	3	40	60	100
3	P23VETC03	Embedded System Design	PC	3	0	0	3	40	60	100
4	P23VET204	Low Power Digital VLSI Design	PC	3	0	0	3	40	60	100
5	P23VEE2XX	Professional Elective-II	PE	3	0	0	3	40	60	100
6	P23VEE2XX	Professional Elective-III	PE	3	0	0	3	40	60	100
Pra	octical									
7	P23VEP202	Embedded System Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC02	Seminar on ICT a hands-on approach	HS	0	0	4	2	100	-	100
Em	ployability Er	nhancement Course								
9	P23ECC2XX	Certification Course – II	AEC	0	0	4	-	100	-	100
10	P23ACT20X	Audit Course - II	AEC	2	0	0	-	100	-	100
		Total					22	590	410	1000



Department	Electronics and Communication Engineering Programme: M.Tech. – VL										
Semester		II	C	Course	e Cate PC	gory:	End S	Semester Type: TE			
			Peri	ods/V	_	Credit	Max	kimum Ma			
Course Code		P23VETC01	L	T	P	C	CAM	ESE	TM		
Course Name	Adva	nced Digital System Design	3	-	-	3	40	60	100		
		Common to all the M.Tech (EC	E and	VLSI	& ES)		<u>.</u>			
	On complet	ion of the course, the students will	l be a	ble to)			BT Ma (Highes	apping st Leve		
	CO1 Realiz	te the Algorithmic State Machine						·····	(3		
Course	CO2 Desig	n and analyze the asynchronous seq	uentia	l digit	al circ	uits		K	(3		
Outcome	CO3 Desig	n and analyze the synchronous sequ	ential	circuit	ts usin	g PLDs		K	(3		
	CO4 Identi	fy the fault in the digital circuits						K	(3		
	CO5 Simul	K	(4								
	Conventiol	<u>^:</u>									
Unit-I	Sequential	Circuit Design						Peri	ods: 9		
•	•	nous sequential circuits and modeli eduction - design of iterative circuits	-		-				01		
Unit-II	Asynchrono	ous Sequential Circuit Design						Peri	ods: 9		
transition table circuits Unit-III		nazards - data synchronizers - mixe	-		g mod	e async	hronous		D2 ods: 9		
Programming	logic device fa	amilies: Designing a synchronous se hine using PLD/FPGA			rcuit u	ising PL	A/PAL -		03		
Unit-IV	Fault Diagn	osis and Testability Algorithms						Peri	ods: 9		
-		th sensitization method - Boolean dil act algorithm - fault in PLA/PAL- test				-			04		
	Instructiona							Peri	ode: 9		
Unit-V		Il Activities							0u3. J		
Simulation of	synchronous/ c synthesis - :	Il Activities asynchronous sequential circuits: L sequential logic synthesis -technolog	-						D5		
Simulation of multi-level logi	synchronous/ c synthesis - : GAs	asynchronous sequential circuits: L	ly map	oping	- tools		pping to		05		
Simulation of multi-level logi PLDs and FPC	synchronous/ c synthesis - : GAs eriods: 45	asynchronous sequential circuits: L sequential logic synthesis -technolog	ly map	oping	- tools	s for ma	pping to	C	05		
Simulation of multi-level logi PLDs and FPC Lecture Po Reference Bo 1. Charles I 2. Parag K 3. ParagK.L 4. Stephen McGraw	synchronous/ c synthesis - s GAs eriods: 45 oks H R Jr, Larry L L, 'Fault Tolera ., "Digital syste Brown, and Z Hill, 2014.	asynchronous sequential circuits: L sequential logic synthesis -technolog	Pr 7th E ign" 1 ons,20	actica dition, st Edi	- tools al Per i , Globs tion, E	s for ma i ods: - al Engine 3 S Publi	oping to Tota eering, 2 cations,	Co al Period 014. 2002.	05 s: 45		
Simulation of multi-level logi PLDs and FPG Lecture Po Reference Bo 1. Charles I 2. Parag K 3. ParagK.L 4. Stephen McGraw- Web Reference	synchronous/ c synthesis - s GAs eriods: 45 oks H R Jr, Larry L L, 'Fault Tolera ., "Digital syste Brown, and Zw Hill, 2014. ces	asynchronous sequential circuits: L sequential logic synthesis -technolog Tutorial Periods: - K, "Fundamentals of Logic Design ", ant and Fault Testable Hardware Des em Design using PLD ", B S Publicatio	7th E 7th E ign" 1 ons,20 gital L	actica dition, st Edi 003 ogic w	- tools al Per i , Globs tion, E vith Ve	s for ma i ods: - al Engine 3 S Publi erilog De	oping to Tota eering, 2 cations,	Co al Period 014. 2002.	05 s: 45		

Map

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

<u> </u>		Pro	gram Out	comes (P	Os)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	3	-		
2	2	-	3	3	-	1	3	3	-		
3	2	-	3	3	-	1	3	3	-		
4	2	-	3	3	-	1	3	3	-		
5	2	2	3	3	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	



Department	Electronics	and Communication Engineering			<u> </u>			ech VL		
Semester		II	Cour	Ρ	C				E	
Course Code		P23VETC02	Per	iods T	/We	ek P	Credit C	Max CAM	imum M ESE	1
Course Name		Embedded Processors	∟ 3	0		P	3	40	ESE 60	TM 100
		Common to all the M.Tech (EC				-	0		00	100
	On complet	ion of the course, the students will							(Hi	apping ghest evel)
Course CO1 Analyze the architectures of different Embedded Processors										3
OutcomeCO2Identify an appropriate on chip peripherals for serial and parallel communication										2
	CO3 Examin	e the functions of ARM processors								3
	•	o real time applications using ARM pro		ors						3
	CO5 Develop	a firmware for embedded application	าร							3
Unit-I	Introduction	to Embedded Processors							Peri	ods: 9
architecture, R for SOC Desig in Processor A	ISC Vs CISC n, System Arc architecture, C y, SOC Mem	processors– Compare Von Neu – System on Chip (SoC)-Introduction hitecture and Complexity. Processor overview of SOC external memory, I bry System, Models of Simple Proc	n to Sc Select Interna	C A tion I Me	rchit for S emoi	ectur SOC, ry, S	e, An a Basic o cratchp	approach concepts ads and	C	01
Unit-II	Embedded P	rocessors on Chip Peripherals							Peri	ods: 9
Capture Mode	- Compare Mo	rts-Timers & Real Time Clock (RTC), ode-PWM Mode - Serial communicati varator, Analog interfacing and data a	on mo	dule	-				:	02
Unit-III	ARM Proces	sor							Peri	ods: 9
operation - D/	A and A/D co	er – Registers, Pipeline organization nverter, sensors, actuators and thei Light sensing, Introduction to Internet	r inter	facir	ng —	Cas	e study	/- Digital		03
Unit-IV	Real World Ir	nterfacing Using ARM Processor							Peri	ods: 9
•	• •	o LPC2148: GSM and GPS using L D card interface using SPI, on-chip D			•		•	•	C	04
Unit-V	Instructional	Activities							Peri	ods: 9
	sions for com	dded system design: CORTEX A, Co blex applications in embedded syster controllers.					•		:	D5
Lecture Pe		Tutorial Periods: -	Pra	ctica	al Pe	eriod	s: -	Total	Periods	s: 45
 Pvt. Ltd., 20 2. Lyla B. Da Cengage, 1 3. Embedded CreateSpace 4. Andrew SI 	nd T. Givargis 202. as, "Architectu st Edition, 20 Systems: Re ce publications	al-Time Interfacing to ARM Cortex ISBN: 978-1463590154. Symes, Chris Wright, "ARM System	of Lo -M Mi	w-po croc	ower	· Pro	ocessor: 5,2014,	s ARM Jonatha	7, Cort n W V	ex-M", alvano



Web References

- 1. LPC 214x User manual (UM10139): www.nxp.com
- 2. LPC 17xx User manual (UM10360): www.nxp.com
- 3. http://processors.wiki.ti.com/index.php/HandsOn_Training_for_TI_Embedded_Processors
- 4. http://processors.wiki.ti.com/index.php/MCU_Day_Internet_of_Things_2013_Workshop

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

		Pro	gram Out	comes (P	Os)		Program S	pecific Outcor	mes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	3	3	3	3	-	3	2	-
2	3	3	3	3	3	-	3	2	-
3	3	3	3	3	3	-	3	2	-
4	3	3	3	3	3	-	3	2	-
5	3	3	3	3	3	-	3	2	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accommont		Con	tinuous Assessme	nt Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	



• • • • • •	Electronics and Communication Engineering	~			me: M.Te			
Semester	II	Co		Catego C	ory: Enc	Semest	ter Exam TE	า Туре
Course Code	P23VETC03	Peri	ods/V	_	Credit	Maxi	mum M	arks
	PZ3VEIC03	L	Т	Р	С	CAM	ESE 1	
Course Name	, ,	3	0	0	3	40	60	100
	Common to all the M.Tech (ECE	E and	VLSI	& ES)				
	On completion of the course, the students will	be al	ole to				BT Ma (Highes	
	CO1 Analyze various architectures						K	
Course	CO2 Discuss about the performance evaluation	n of O	S				K	3
Outcome		K	3					
	CO4 Evaluate RTOS						K	4
	CO5 Analyze on digital camera architecture						K	4
Unit-I	Introduction to Embedded Systems						Perio	ods: 9
Examples of embedded sy advanced are	 Embedded systems – Embedded hardware, Embe embedded systems, System on Chip, Design stem designer. Overview of 8051 Architecture, Real chitectures – x86, ARM and SHARC architectu Instruction level parallelism, Performance metrics, Parallelism, Performance 	proce world ures	ss. S I Inter - Pro	kills r facing cesso	equired , Introduc r and N	for an ction to 1emory	CO)1
Unit-II	Program Design and Analysis						Perio	ods: 9
graph (flow gr energy and ព switching, OS	r system design using UML (Unified Modelling Lan raphs). Basic Compilation techniques, Optimization power. Processes and Operating system: Multiple S states, structure, timing requirements, Scheduli n Mechanisms. Performance Evaluation of OS	of ex e task	ecutio ks an	n time d proc	e, prograr cesses, c	n size, context	CC	02
Unit-III	Real Time Scheduling						Perio	ods: 9
assumptions first),realizing Approaches a	es, State charts, traditional logics and real-time and candidate Algorithms, RM (rate monotonic the assumptions, priority inversion and inherita and issues, measurement of S/W by S/W, progra optimization, system interferences and architectural o	c) an nce, am a	d EC Execu nalysi	DF (ea ution t s by t	arliest de ime prec	eadline diction:	CO)3
Unit-IV	Real Time Operating Systems						Perio	ods: 9
and I/O man Performance	Process management, timer and event functions, M agement, Interrupt Routines in RTOS environme metrics, OS security issues, Comparative study of s x, Windows CE.	ent, b	asic	desigr	n using	RTOS,	CC	04
Unit-V	Instructional Activities						Perio	ods: 9
	Digital Camera hardware and software architecture	e, Mo	bile p	hone s	software	for key	~	0 5
Case studies: inputs.							C	05
	eriods: 45 Tutorial Periods: - Pra	ictica	l Peri	ods: -		Total P	eriods:	

2. Steve Furber, "ARM System-on-Chip Architecture", 2nd Edition, Pearson Education, 2001

de Dr. P. Raja, Chairman - Bos

- Raj Kamal, "Embedded Systems-Architecture, Programming and Design," The McGraw Hill Companies, 2nd Edition, 2008.
- Andrew N Sloss, Dominic Symes, Chris Wright, "ARM System Developer's Guide Designing and Optimizing System Software", 2006, Elsevier.

Web References

- 1. https://nptel.ac.in/courses/108/102/108102045/
- 2. https://nptel.ac.in/courses/106/105/106105193/
- 3. https://nptel.ac.in/courses/106/105/106105159/
- 4. http://www.nptelvideos.in/2012/11/embedded-systems.html

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

<u> </u>		Pro	gram Out	comes (P	Os)		Program Specific Outcomes (PSC				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	1	-	1	1	-	-	1	-	3		
2	1	-	1	1	-	-	1	-	3		
3	1	-	1	1	-	-	1	-	3		
4	1	-	1	1	-	-	1	-	3		
5	1	-	1	1	3	-	1	3	3		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accessment		Cor	ntinuous Assessme	nt Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	



Department	Elec	tronics and Communication Engineering			•			LSI & E	
Semester		I		urse Ca PC	•••	: End		ter Exam TE	
Course Code		P23VET204	Per	riods/W	/eek	Credit		imum M	arks
		. 20121201	L	Т	Р	С	CAM	ESE	ТМ
Course Name		Low Power Digital VLSI Design	3	-	-	3	40	60	100
	On c	ompletion of the course, the students will	be al	ble to				BT Mappin (Highest Lev	
	CO1	Illustrate the type of power dissipation occur	rring i	n VLSI	circuit	S.		K	3
Course	CO2	Analyze the power dissipation in VLSI circuit	its.					K	4
Outcome	Outcome CO3 Design and simulate VLSI circuits by different gate sizing and signal gating parameter.						к	4	
	CO4	Classify and design the type of energy reco circuit.	very r	nodel r	needed	for the	VLSI	к	4
	CO5	Simulate and analyze the power dissipation	in SF	RAM ar	d DRA	M mem	ories.	K	4
Unit-I	Pow	er Dissipation						Pori	ods: 9
Introduction: I	Need	for low power circuit design - sources wer figure of merits - limits and applications of					design	C	
Unit-II		er Analysis		power	VLOIL	Jesign		Pori	ods: 9
Power Analysi logic simulatio	s: SPI on - a	CE circuit simulation - discrete transistor mod rchitecture level analysis - data correlation gic signals - probabilistic power analysis tech	n an	alysis;	Proba	bilistic		C	
Unit-III	7	uit AND Logic Level	nquo	o orgin		579		Perio	ods: 9
reorganization	- spec	stor and gate sizing - equivalent pin orde cial latches and flip flops; Logic Level: Gate computation logic						CC	D 3
Unit-IV	·····	gy Recovery Techniques						Perie	ods: 9
		chniques: Energy dissipation using the RC tion in clock networks - low power bus - delay			ergy re	ecovery	circuit	CC) 4
	Instr			_				Perio	ods: 9
Unit-V	<u>.</u>	uctional Activities					•		~ <i>F</i>
Simulation of		uctional Activities es of power dissipation in SRAMs - Low j sipation in DRAMs - Low power DRAM circui						CC	72
Simulation of	wer dis	es of power dissipation in SRAMs - Low power DRAMs - Low power DRAM circui	t tech		using I	elated t	ools	CC eriods: 4	
Simulation of Sources of pov	wer dis riods:	es of power dissipation in SRAMs - Low power DRAMs - Low power DRAM circui	t tech	niques	using I	elated t	ools		
Simulation of Sources of pow Lecture Per Reference Bo 1. Kaushik 2. Gary K 3. Bellaoua Publishe	wer dis riods: oks R and Y, "Pra ar A a ers, 199	es of power dissipation in SRAMs - Low p sipation in DRAMs - Low power DRAM circuit 45 Tutorial Periods: - Pra Sharat C P, "Low-Power CMOS VLSI Circuit ctical Low Power Digital VLSI Design ", Kluw nd Elmasry M, "Low-Power Digital VLSI D 95	t tech ctical t Desi er Aca Desigr	niques Perioo gn", Wi ademic n: Circu	using i ds: - ley Stu Publis uits an	related t ident Ec hers, 19 d Syste	tools Total Po dition, 20 998. ems", Kl	eriods: 4 009. uwer Ac	45 cadem
Simulation of Sources of pow Lecture Per Reference Bo 1. Kaushik 2. Gary K 3. Bellaoua Publishe 4. Sung-M	wer dis riods: oks R and Y, "Pra ar A a ers, 199 o Kang	es of power dissipation in SRAMs - Low power DRAM circuit 45 Tutorial Periods: - Pra- Sharat C P, "Low-Power CMOS VLSI Circuit ctical Low Power Digital VLSI Design ", Kluw nd Elmasry M, "Low-Power Digital VLSI D	t tech ctical t Desi er Aca Desigr	niques Perioo gn", Wi ademic n: Circu	using i ds: - ley Stu Publis uits an	related t ident Ec hers, 19 d Syste	tools Total Po dition, 20 998. ems", Kl	eriods: 4 009. uwer Ac	45 cadem
Simulation of Sources of pow Lecture Per Reference Bo 1. Kaushik 2. Gary K 3. Bellaoua Publishe 4. Sung-M Web Reference	wer dis riods: oks R and Y, "Pra ar A a ers, 199 o Kang ces	es of power dissipation in SRAMs - Low p sipation in DRAMs - Low power DRAM circuit 45 Tutorial Periods: - Pra- Sharat C P, "Low-Power CMOS VLSI Circuit ctical Low Power Digital VLSI Design ", Kluw nd Elmasry M, "Low-Power Digital VLSI D 95 I, Yusuf Leblebici, "CMOS Digital Integrated C	t tech ctical t Desi er Aca Desigr Circuit	niques Period gn", Wi ademic n: Circu ts – An	using i ds: - ley Stu Publis uits an alysis a	related t ident Ec hers, 19 d Syste	tools Total Po dition, 20 998. ems", Kl	eriods: 4 009. uwer Ac	45 caden
Simulation of Sources of pow Lecture Per Reference Bo 1. Kaushik 2. Gary K 3. Bellaoua Publishe 4. Sung-M Web Reference 1. http://ww	ver dis riods: oks R and Y, "Pra ar A a ers, 199 o Kang ces vw.eeh	es of power dissipation in SRAMs - Low p sipation in DRAMs - Low power DRAM circuit 45 Tutorial Periods: - Pra Sharat C P, "Low-Power CMOS VLSI Circuit ctical Low Power Digital VLSI Design ", Kluw nd Elmasry M, "Low-Power Digital VLSI D 95	t tech ctical t Desi er Aca Desigr Circuit	niques Period gn", Wi ademic n: Circu ts – An	using i ds: - ley Stu Publis uits an alysis a	related t ident Ec hers, 19 d Syste	tools Total Po dition, 20 998. ems", Kl	eriods: 4 009. uwer Ac	45 cadem
Simulation of Sources of pow Lecture Per Reference Bo 1. Kaushik 2. Gary K 3. Bellaoua Publishe 4. Sung-M Web Reference 1. http://ww 2. https://n	wer dis riods: oks R and Y, "Pra ar A a ers, 199 o Kang ces ww.eeh ptel.ac	es of power dissipation in SRAMs - Low p sipation in DRAMs - Low power DRAM circuit 45 Tutorial Periods: - Pra- Sharat C P, "Low-Power CMOS VLSI Circuit ctical Low Power Digital VLSI Design ", Kluw nd Elmasry M, "Low-Power Digital VLSI D 5 , Yusuf Leblebici, "CMOS Digital Integrated C erald.com/section/design-guide/Low-Power-	t tech ctical t Desi er Aca Desigr Circuit	niques Period gn", Wi ademic n: Circu ts – An	using i ds: - ley Stu Publis uits an alysis a	related t ident Ec hers, 19 d Syste	tools Total Po dition, 20 998. ems", Kl	eriods: 4 009. uwer Ac	45 cadem

Map Dr. P. Raja, Chairman - Bos

60 0		Pro	ogram Out	comes (PC	Ds)		Program S	pecific Outcon	nes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	-	1	3	3	-
2	2	-	3	3	-	1	3	3	-
3	2	-	3	3	-	1	3	3	-
4	2	-	3	3	-	1	3	3	-
5	2	2	3	3	3	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Accomment		Con	itinuous Assessme	nt Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	



Department	Electronics and Communication Engineering		Programme: M.Tech. – VLSI & ES						
Semester	II	Cou	rse Cat PC	egory:	End So	emestei L	^r Exam E	Туре:	
Course Code	P23VEP202	Pe	eriods/V	Veek	Credit	redit Maximum Mark			
	F 23 V LF 202	L	Т	P	C	CAM	ESE	ТМ	
Course Name	Embedded System Design Laboratory	0	0	4	2	50	50	100	

	On co	ompletion of the course, the students will be able to	BT Level
	CO1	Interface a microcontroller to PC for communication	K3
Course	CO2	2 Interface various sensors using PIC and Arduino microcontrollers	K3
Outcome	CO3	Design various microcontroller-based systems	K3
	CO4	Communicate wirelessly using microcontroller	K3
	CO5	Process an image using Raspberry pi	K4

Lab Experiments

- Interfacing the microcontroller to a PC through RS232 and displaying the messages sent by the microcontroller on the PC.
- 2. Design with PIC and Arduino Microcontrollers Assembly or C Programming/Arduino IDE programming to interface
 - 7 segment displays to display the measured voltage from 0 to 5 volts
 - LDR and display light intensity in 7 segment display
 - Temperature sensor and display temperature in 7 segment display
 - Pressure sensor and display measured pressure in 7 segment display
 - PH sensor and display measured value in 7 segment display
 - Ultrasonic sensor and display distance in 7 segment display
 - Noise sensor and display noise level in 7 segment display
- 3. Interface DC motor with Microcontroller and control its speed and direction using PWM
- 4. Microcontroller based system design
 - Lamp controller using a light sensor and a timer
 - Water Pump Controller to maintain water level in a tank
 - Moisture controller using moisture and sprinkler controller
- 5. Design Real time clock
- 6. Wireless data transfer using Microcontroller
- 7. Color identification and tracking using Raspberry pi

Reference Books

- 1. Elaf A. Saeed, "Basics Labs for Embedded Systems Using Arduino: Arduino based projects", LAP Lambert Academic Publishing, 2020
- 2. Tim Wilmshurst, "Designing Embedded Systems with PIC Microcontrollers: Principles and Applications", Elsevier Science & Technology, 2011
- 3. Rajkamal, 'Embedded System", Tata McGraw Hill, 2003
- 4. Rettberg, A.; Zanella, M.; Domer, R.; Gerstlauer, A.; Rammig, F.Embedded System Design: Topics, Techniques and Trends, Springer, 2007.

Web References

- 1. http://embedded-lab.com/
- 2. https://www.electronics-lab.com/embedded-systems-online-training-resources/
- 3. https://lecturenotes.in/subject/557/embedded-system-design-esd
- 4. https://users.ece.cmu.edu/~koopman/lectures/index.html
- * TE Theory Exam, LE Lab Exam

Dr. P. Raja, Chairman - Bos

<u> </u>		Pro	ogram Out	comes (P	Os)		Program Specific Outcomes (PSOs)			
COs	P01	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
CO1	2	1	3	3	3	1	3	-	3	
CO2	2	1	3	3	3	1	3	-	3	
CO3	2	1	3	3	3	1	3	-	3	
CO4	2	1	3	3	3	1	3	-	3	
CO5	2	1	3	3	3	1	3	-	3	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

	C	Continuous	Assessi	ment Marks (CAN	1)			
Assessment	Performance ir	n practical c	lasses	Model	A	End Semester Examination (ESE) Marks	Total Marks	
	Conduction of practical	Record work	viva	Practical Examination	Attendance			
Marks	15	5	5	15	10	50	100	



Department	Elect	tronics and Communication Engineering		Programme: M.Tech VLSI & ES Course Category: End Semester Exam Typ						
Semester		II	Cou	rse Cat PC	egory:	End S			Туре:	
			Pe	riods/W	Veek	Credit	Ma	ximum	Marks	
Course Code		P23HSPC02	L	T	Р	С	CAM	ESE	TM	
Course Name	S	eminar on ICT: A Hands-on approach	0	0	4	2	50	hester Exam LE Maximum AM ESE 50 50		
		Common to all M.Tech Programmes	(ECE a	and VL	.SI & E	S)	<u>.</u>	<u>.</u>	±	
	On c	On completion of the course, the students will be able to								
	CO1	II Course Category: PC End Semester P23HSPC02 Periods/Week Credit Maxi L T P C CAM inar on ICT: A Hands-on approach 0 0 4 2 50 Common to all M.Tech Programmes (ECE and VLSI & ES) Eelect a topic, narrowing the topic into presentation. Eelect a topic, narrowing the topic into presentation. Eelect a topic and understanding the contributions and prepare report. tate an objective and use the relevant ICT tools to make the presentation effect tudy the topic and understanding the contributions and prepare report. Fereinal Contributions and prepare report.		4						
Course Outcome	CO2	State an objective and use the relevant IC	Image: Image	4						
	CO3	Study the topic and understanding the con	tributic	ons and	prepa	re report			4	
	CO4	Prepare a working demo.							3	
	CO5	Prepare conclusions based on the reading of the topic and giving final Presentation.							3	

The methodology used is "learning by doing", a hands-on approach, enabling the students to follow their own pace. The teacher, after explaining the project, became a tutor, answering questions and helping students on their learning experience.

ICT skills

- Understand ICT workflow in the respective domain choose.
- Manage multitasking.
- Deal with main issues using tech in class.
- Record, edit and deliver audio and video.
- Automate assessments and results.

Scope

- Perspective in order to design activities in class.
- Understand the process of creating audiovisuals.

Teaching tools

- Different ways to create audiovisual activities.
- Handle audiovisual editors.
- Collaborative working.
- Individualize learning experience.
- Get instant feedback from students.

Each one of the students will be assigned an ICT Topic and the student has to conduct a detailed study on the assigned topic and prepare a report, running to 30 or 40 pages for which a demo to be performed followed by a brief question and answer session. The demo will be evaluated by the internal assessment committee (comprising of the Head of the Department and two faculty members) for a total of 100 marks.

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

605	-	Pro	ogram Out	comes (P	Os)		Program Specific Outcomes (PSOs)			
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	-	3	1	1	3	3	3	-	-	
2	-	3	1	1	3	2	3	-	-	
3	-	3	1	1	3	2	3	-	-	
4	-	3	1	1	3	2	3	-	-	
5	-	3	1	1	3	2	3	-	-	



Assessment	Conti	nuous Asses	sment Marks (CA	AM)	Attendance	End Semester Examination	Total
Assessment	Weekly Progress	Seminar	Record work	Viva	Attendance	(ESE) Marks	Marks
Marks	40	30	10	10	10	-	100



		PROFESSIONAL ELECTIVE COURSES								
	Professional Elective–II (Offered in Semester II)									
SI. No	SI. No Course Code Course Title									
1	P23VEEC01	Design of Analog and Mixed VLSI Circuits								
2	P23VEEC02	Internet of Things and its Implementation								
3	P23VEE206	Modeling and Synthesis with Verilog HDL								
4	P23VEE207	Advanced Embedded System								
5	P23VEE208	Distributed Embedded Computing								



Department	Electro	nics and Communication Engineering	-	<u> </u>			VLSI		
Semester		II		urse Cate PE				TE	
Course Code		P23VEEC01	Pe	eriods/We	eek	Credit	Max	kimum M	arks
		123722001	L	Т	Р	С	CAM	ter Exam Ty TE kimum Mark ESE 1 60 1 BT Mapp (Highe Level K3 K3 K3 K3 K3 K3 K3 K4 Periods C01 Periods C02 Periods C03 Periods C03 Periods C03 Periods C03 Periods C03	ТМ
Course Name	Desig	n of Analog and Mixed VLSI Circuits	3	0	0	3	40		100
		Common to all the M.Tech (EC	CE and	VLSI &	ES)				
	On comp	eletion of the course, the students will be	e able t	: o				(Hig	ghest
Courses	CO1	Distinguish the concept of analog integra Specifications.	ted circ	uits of A	DC and	DAC		ł	< 3
Course Outcome	CO2	Demonstrate the concept of Architecture	of data	convert	er.			ł	< 3
	CO3	Contrast the about SNR in data Converte	r and f	ilters.				ł	{ 3
	CO4	Discover the concept of operational ampl	ifiers a	nd mixed	d signal	circuits.		ł	{ 3
	CO5	Operation and features of Phase locked I differential amplifier.	oop mi	xed mod	e VLSI	circuits a	and	ł	{ 4
Unit - I		onverters							ods: 9
		nentals: Analog versus digital discrete time nd hold characteristics - DAC specification							01
Unit - II	Data Co	onverter Architectures						Perio	ods: 9
-current steerir	r Architec ng - charg	tures: DAC architectures - digital input code e scaling – DACs - cyclic DAC - pipeline DA e ADC - integrating ADC - successive appro	AC - AD	C archite					
Unit - III		Data Converters	oximati					Perio	ods: 9
	s (Excludii	nproving SNR using averaging (Excluding J ng Decimating without averaging onwards) - ers.							03
Unit - IV		onal Amplifiers and Mixed Signal Circuit	S					Perio	ods: 9
two stage Op-/ offset effects -	Amp - des -PSRR- n	sic differential pair - Gilbert Cell; Op-Amp: P sign of two stage Op-Amps - gain boosting - oise – stability and frequency compensations - sample and hold circuit- switched capaci	comm on - two	on mode o stage c	Feedba	ack – sle op comp	w rate – arators–	· ·	04
Unit - V		tional Activities		000				Perio	ods: 9
Design and sir	nulation o	f different VLSI Circuits: Current mirrors - D	oifferen	tial Ampl	ifier - Pl	LL - ADC	C/DAC	С	05
Lecture Pe	eriods: 45	5 Tutorial Periods: -	Prac	tical Pe	riods: -		Total Pe	eriods: 4	45
eference Boo									
2. Baker 3. Karl St 4. Moura	R J, "CM(ephan, "A d Fakhfak	gn of Analog CMOS Integrated Circuits", Ta DS: Circuit Design, Layout and Simulation", Analog and Mixed-Signal Electronics", John th, Esteban Tlelo-cuautle and Rafael Castro er-Verlag Berlin and Heidelberg GmbH & C	3 rd Eo Wiley a Lopez	dition, Jo and Sons z, "Analog	hn Wile s, 2015	y and Sc			stemat
Veb Reference	·····		,						
1. http://npt	el.ac.in/co	ourses/117101105/							

CO 2		Рі	rogram Out	comes (PO	s)		Program Specific Outcomes (PSOs)			
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	-	1	3	3	-	
2	2	-	3	3	-	1	3	3	-	
3	2	-	3	3	-	1	3	3	-	
4	2	-	3	3	-	1	3	3	-	
5	2	2	3	3	2	1	3	3	-	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		Co	ontinuous Asse	End Semester	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	1	0	15	10	5	60	100	



Department	Electro	onics and Communication Engineering		Pro	gramme	····•	h. VLSI a		
Semester		II	Cou	rse Cate PE	egory:	End	Semester T		Гуре:
Course Code		P23VEEC02	Pei	iods/We		Credit		mum Ma	T
			L	T	P	C	CAM	ESE	ТМ
Course Name	Inter	net of Things and its Implementation	3	0	0	3	40	60	100
		Common to all the M.Tech (EC	E and	VLSI &	ES)				~-
	On cor	npletion of the course, the students will	be ab	le to				Ma (Hig	BT pping hest vel)
Course	CO1	Articulate the main concepts, key technol	chnologies, strength and limitations of IoT						
Outcome	CO2	Identify the architecture, infrastructure mo	dels of	loT				K	2
	CO3	Analyze the networking and how the sense	ors are	comm	unicated	l in IoT.		ĸ	3
P	CO4	Analyze and design different models for lo	oT impl	ementa	tion.			ĸ	3
	CO5 Identify and design the new models for market strategic interaction.								3
								·····	
Unit-I		uction to Internet of Things & UML							ods: 9
Enabling Techno ecosystem –Sma Overview of Unif	ologies - art Obje fied Mod	Evolution of IoT – Web 3.0 view of IoT – De – IoT Architecture -– Fog, Edge and Clou cts and Connecting Smart Objects - IoT lev leling Language (UML). IoT Models: Domai Model, Security Model.	d in Io [:] els and	T – Fun d deploy	ctional ment te	blocks om mplates	of an IoT	C	01
Unit-II		eware and Protocols of IOT						Perio	ods: 9
RFID, WSN, SC Middleware (Tee	CADA, N chnologi	of RFID, WSN, SCADA, M2M –Interope //2M- Zigbee, KNX, BAC Net, MODBUS cal Requirements of 5G Systems - Pers Middleware) – Resource management in Ic	 Chall pective 	enges I	ntroduce	ed by 5	G in IoT	C	02
Unit-III		unication and Networking	•					Perio	ods: 9
802.15.4e, 1901	l.2a, 80	s: Physical and MAC layers, topology and 2.11ah and LoRaWAN – Network Layer: Optimizing IP for IoT: From 6LoWPAN to 6	IP ve	rsions,	Constrai	ined No	des and	C	03
Unit-IV	IOT Im	plementation Tools						Perio	ods: 9
developing sens	Python, or-based	Introduction to different IoT tools, deve d application through embedded system pla of IoT with Raspberry Pi							04
Unit-V		ctional Activities						Perio	ods: 9
		nart cities – Environment – Energy – Reta	il – Log	gistics -	Agricul	ture – I	ndustry -	~	∩F
Health and lifest	£	· · · · · · · · · · · · · · · · · · ·	D				Tatal P	l	05
Lecture Peri		Tutorial Periods: -	Pract	tical Pe	rioas: -		Total Pe	eriods: 4	ι:Ο
Reference Bool1.Honbo Z		ternet of Things in the cloud:A middleware	nerenc	octiva" (RC pro	ss 201	2		
 Vijay Ma Holler, J Internet Pethuru 	idisetti a lan., Tsi of Thing Raj and	nd Arshdeep Bahga, "Internet of Things II the cloud. A middleware atsis, Vlasios., Mulligan, Catherine., Karr s. Netherlands: Elsevier Science, 2014. d Anupama C. Raman, "The Internet of ess, 2017.	Handsouskos	-onApp s, Stam	roach)", atis., Av	VPT, 1s vesand,	st Edition Stefan.,	Boyle,	
Web Reference									
		heinternetofthings.com/category/iot-feature courses/106/105/106105166/	s/						
000									

Map

- 3. https://lecturenotes.in/subject/370/internet-of-things-iot
- 4. https://www.codeproject.com/Learn/IoT/

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

<u> </u>		Pr	ogram Out	comes (PC)s)		Program Specific Outcomes (PSOs)			
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	-	1	3	-	3	
2	2	-	3	3	-	1	3	-	3	
3	2	-	3	3	-	1	3	-	3	
4	2	-	3	3	-	1	3	-	3	
5	2	2	3	3	2	1	3	-	3	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Continuous Assessment	sment Marks (CAM)	End Semester Examination	Total				
A22622116111			Model Exam	el Exam Assignment* Attendance		(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	



Department	Electr	onics and	d Communication Eng	gineering				Electronics and Communication Engineering Programme: M.Tech VLS Course Category: End Semester						
Semester			II		C		Cate	egory	/: Er	nd Semes	ster Exar TE	n T	/pe	
Course Code			P23VEE206		P	eriods	/We	ek	Credit		ximum N	1ark	S	
			. 20122200		L	Т		Ρ	С	CAM	ESE	•	ТМ	
Course Name	Moc	leling and	I Synthesis with Verile	og HDL	3	0		0	3	40	60		100	
	On co	mpletion	of the course, the stu	dents wil	l be a	ble to	D				BT M (Highe			
	CO1	Recogni	ze the basic conventior	ns of Verile	og HE	DL.					I	K 3		
Course	CO2	Define th	ne various delay models	s of behav	vioral	level	desc	riptic	on.		l	K3		
Outcome	CO3	Synthesi	ze the combinational a	nd sequer	ntial c	ircuite	s usi	ng V	erilog H	DL.	I	K4		
	CO4	Synthesi	ze the digital circuits us	sing Switc	h leve	el mod	delin	g.			I	K4		
	CO5	Carryout	the HDL for various high	gher end o	circuit	s usir	ng C	AD to	ool.		I	K 4		
Unit - I			leling with Verilog HD								Peri	ods	: 9	
Hardware Mod methodology, A	eling wi Arrays, U	th Verilog sing Veril	and Verilog, System HDL, Hierarchical d og for synthesis, Ever ors, User-defined prim	escription at driven s	s of simula	hardv ation	ware and	, Sti test	ructured benche	design s, Logic	С	:01		
Unit - II	Dela	y Models	& Behavioral Descrip	tion							Peri	ods	: 9	
Delays, Delay e function, Event	effects an s, Proce	d Pulse re ss control	elay, Built-in constructs ejection, Race condition , Disable a block, Wa al descriptions in Verilc	in Verilog tchdog, d	з, Тур	es of	race	e con	dition, T	ask and	С	:02		
Unit - III			Combinational Logic 8		ial Lo	ogic					Peri	ods	: 9	
Methodology, Resources, Thi	Styles fo ee-State	or Synthe Buffers,	HDL-Based Synthesis sis of Combinational Outputs and Don't Ca tered Combinational Lo	Logic, Tres, Synth	Fechr nesis	ology of Se	′ Ma eque	appir ntial	ng and Logic, I	Shared	С	:03		
Unit - IV			anguage Constructs								Peri	ods	: 9	
CMOS Transmi	ission ga	tes, Bi-Di	s, MOS Transistor Tec rectional gates (Switch lution of Signal Strengt	es), Signa	al Stre	engthe	s, St	reng	th Redu	ction by	С	04		
Unit - V	Instr	uctional A	Activities								Peri	ods	: 9	
			tomation tools-An over ilinx ISE - Quartus II - \								с	:05		
	iods: 45		Tutorial Periods: -	•	Pr	actica	al Pe	eriod	s: -	Total	Periods	: 45	5	
Lecture Peri	c	i							L					
Lecture Peri				ning with t	the V	eriloa	וחם	" Dr						
eference Book 1. M,D,Cilett 2. Steven M 3. M,G, Arno 4. Simon M	i, "Model . Rubin, old, "Veril onk, 'Pro	"Compute og Digital	esis and Rapid Prototy er Aids for VLSI Desigr – Computer Design", P FPGAs: Getting Starte	n", http://w rentice Ha	ww.r all, 20	ulabir 06	nsky.	com	/cavd (f	ree online		199	7.	
eference Book 1. M,D,Cilett 2. Steven M 3. M,G, Arno	i, "Model . Rubin, old, "Veril onk, 'Pro	"Compute og Digital gramming	r Aids for VLSI Desigr – Computer Design", P	n", http://w rentice Ha	ww.r all, 20	ulabir 06	nsky.	com	/cavd (f	ree online		199	7.	

Map

Dr. P. Raja, Chairman - Bos

CO 2		Pro	ogram Out	comes (PC	Ds)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	3	-		
2	2	-	3	3	-	1	3	3	-		
3	2	-	3	3	-	1	3	3	-		
4	2	-	3	3	-	1	3	3	-		
5	2	2	3	3	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		Cont		End Semester	Total		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10		15	10	5	60	100



emester		Electronics and Communication Engineering Programme: M.Tech VLSI Course Category: End Semesting								
		II		PE		End	Semes	ter Exan TE	n Type	
ourse Code		P23VEE207	Pe	riods/W	····	Credit	÷	kimum M	F	
			L	Т	P	C	CAM	ESE	ТМ	
ourse Name		Advanced Embedded System	3	0	0	3	40	60	100	
	On co	npletion of the course, the students w	ill be a	ble to				BT Ma (Highes		
	CO1	Insight into the significance of the role of applications.	of embe	edded s	system 1	or auton	notive	е КЗ		
	CO2 Illustrate the need, choice of sensors and actuators and interfacing with EC									
urse Outcome	CO3	CO3 Develop the Embedded concepts for vehicle management and control systems								
	CO4	Demonstrate the need of Electrical vehi system technology for various aspects of		able to	apply t	he embe	edded	к	3	
	CO5	Improved Employability and entreprene gradation on recent trends in embedded in automotive systems.						к	3	
nit - I	Basic	of Electronic Engine Control Systems						Perio	ds: 9	
roduction to Al d modeling of a nit - II	JTOSAR iutomotiv Senso	s – open source ECU- RTOS - Concept and Introduction to Society SAE- Func- e system components. rs and Actuators for Automotive	tional s	afety IS	SO 2626	82- Simu	llation	CC Perio		
		rs interface to the ECU, conventional ser ensor- smart sensors- MEMS/NEMS ser						CC	02	
nit - III	Vehicl	e Management Systems						Perio	ds: 9	
ectronic ignitior spension - ele hematic for inte anagement syst	n- Adapt ctronic s erfacing em, pow	l-engine mapping, air/fuel ratio spark ti ive cruise control - speed control-ant steering , Automatic wiper control- bod with EMS, ECU. Energy Management s er management system-electrically assis d Collision Avoidance.	i-lockin y contr system	g braki ol syste for elee	ng sys em ; V ctric vel	tem-elec ehicle sy nicles- B	tronic /stem attery	CC	03	
nit - IV		rd Diagnostics and Telematics						Perio	ds: 9	
mmunication p hicle communi	rotocols cations- lashboar	ehicles -System diagnostic standards at Bluetooth, CAN, LIN, FLEXRAY, MOS Navigation- Connected Cars technolo d display and Virtual Instrumentation, mu	Т, КЙ 99 —	P2000 Trackin	and rec g- Sec	ent tren urity for	ids in data	CC	04	
nit - V		tional Activities						Perio	ds: 9	
	nodeling	of automotive system components - D Communication Protocols	esignin	g a Sn	nart Ser	nsor Net	work-	CC		
Lecture Perio		Tutorial Periods: -	Prac	tical Pe	eriods: ·	•	Total P	Periods:	45	
						<u>.</u>				
mulation and m plementation of	nodeling Vehicle	of automotive system components - D Communication Protocols	-						Smart Sensor Network- CC	

,2012.

Jack Erjavec, JeffArias, "Alternate Fuel Technology-Electric ,Hybrid& Fuel Cell Vehicles", Cengage
 Tom Denton, "Automotive Electricals / Electronics System and Components", 3 rd Edition, 2004.

Nap Dr. P. Raja, Chairman - Bos

4. Uwe Kiencke, Lars Nielsen, "Automotive Control Systems: For Engine, Driveline, and Vehicle", Springer; 1 edition, March 30, 2000.

Web References

- 1. https://archive.nptel.ac.in/courses/107/106/107106088/
- 2. https://edisciplinas.usp.br/pluginfile.php/7518064/mod_resource/content/1/Automotive%20Electronics.pdf
- 3. https://training.uplatz.com/online-it-course.php?id=automotive-electrics-and-automotive-electronics-469
- 4. https://www.udemy.com/course/basics-of-automotive-electronics/

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

COs		Pr	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	-	2	1	1	-	2	2	2	-
2	2	3	2	2	2	3	2	2	-
3	3	3	3	3	3	2	2	2	-
4	3	3	3	3	3	2	2	2	-
5	3	3	3	3	3	2	2	2	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accordment		Co	ontinuous Asse	ssment Marks (CA	M)	End Semester	Total		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks		
Marks	10		10 15		15	10	5	60	100



Semester		ics and Communication Engineering		& ES	_					
Semester		I		rse Cat PE				ter Exam TE		
Course Code		P23VEE208		riods/W		Credit	··•••	ximum M	1	
			L	T	P	C	CAM	ESE	ТМ	
Course Name	Dis	tributed Embedded Computing	3	0	0	3	40	60	100	
	On com	pletion of the course, the students wi	ll be ab	le to				BT Maı (Highest		
	CO1	Distinguish the concept of internet infra	structur	e and n	etwork se	ecurity.		K3	3	
Course										
Outcome	CO3 Contrast embedded systems by using java and j2iviE in web technology.									
	CO4	Discover the embedded agents for var embedded.	ous crite	eria with	n benchm	ark		K3	8	
	CO5	Gain knowledge in distributed embedd	ed comp	outing a	rchitectur	e.		K 4	ļ	
Unit - I	Internet	Infrastructure						Period	ds: 9	
	- ransmissi	on facilities –Open Interconnection star management – Network Secuity – Clus			Area Netv	vorks –	Wide	CO		
Unit - II	Internet	Concepts						Period	ds: 9	
		ons of the internet Interfacing Inter IL Web page design through programmi						CO	2	
Unit - III	Embede	ded Java						Period	ds: 9	
serialization -	Networkin card techr	ded Java and J2ME - embedded jav ng – Threading – RMI – multicasting – nology overview – Java card objects – Ja	distribut	ed data	bases –	 Smart 	Card	со	3	
	stems.									
Embedded Sy Unit - IV		ded Agent						Period	ds: 9	
Embedded Sy Unit - IV Introduction t Functionality b	Embed o the em based emb	ded Agent Ibedded agents – Embedded agent edded agents – Agent co-ordination med ile robots.	design					Perioc CO		
Embedded Sy Unit - IV Introduction t	Embedo o the em based emb tudy: Mob	bedded agents – Embedded agent edded agents – Agent co-ordination med	design						4	
Embedded Sy Unit - IV Introduction t Functionality b agent. Case s Unit - V	Embedo o the em based emb tudy: Mob Instruct	bedded agents – Embedded agent edded agents – Agent co-ordination med ile robots.	design hanism:	s and be	enchmark	s embed	ded-	со	94 ds: 9	
Embedded Sy Unit - IV Introduction t Functionality b agent. Case s Unit - V	Embeda o the emb based emb tudy: Mob Instruct LANs, WA	bedded agents – Embedded agent edded agents – Agent co-ordination med ile robots. ional Activities Ns, VPNs- Encryption protocols- Simula	design hanism ion of m	s and be	enchmark	s embed	ided-	CO Perioc	94 ds: 9 95	
Embedded Sy Unit - IV Introduction t Functionality b agent. Case s Unit - V Simulation of I Lecture Pe	Embeda o the emb based emb tudy: Mob Instruct LANs, WA eriods: 45	bedded agents – Embedded agent edded agents – Agent co-ordination med ile robots. ional Activities Ns, VPNs- Encryption protocols- Simula	design hanism ion of m	s and be	enchmark eading ap	s embed	ided-	CO Perioc CO	94 ds: 9 95	
Embedded Sy Unit - IV Introduction t Functionality b agent. Case s Unit - V Simulation of I Lecture Po Ceference Boo 1. Bernd k Springe 3. M.Teres Verlag I 4. Wiggles	Embeda o the emb based emb tudy: Mob Instruct LANs, WA eriods: 45 oks Kleinjohann (leinjohann r, 2014 sa Higuera New York sworth, "Jav	bedded agents – Embedded agent edded agents – Agent co-ordination med ile robots. ional Activities Ns, VPNs- Encryption protocols- Simula Tutorial Periods: - n, "Architecture and Design of Distributed n, K H (Kane) Kim and Lisa Kleinjohann, -Toledano and Andy J. Wellings, "Distril	design hanism ion of m Prac "Design buted, E	s and be nulti-thre tical Pe ded Sys n and A	enchmark eading ap e riods: - stems", S nalysis o	pplication	Total F 2014 uted Em	CO Perioc CO Periods: 4	94 Js: 9 95 95 95 ystem	
Embedded Sy Unit - IV Introduction t Functionality b agent. Case s Unit - V Simulation of Lecture Po Reference Boo 1. Bernd k 2. Bernd k 2. Bernd k Springe 3. M.Teres Verlag f 4. Wiggles	Embeda o the emb tudy: Mob Instruct LANs, WA eriods: 45 oks Kleinjohann Kleinjohann r, 2014 sa Higuera New York sworth, "Jav es	bedded agents – Embedded agent edded agents – Agent co-ordination med ile robots. ional Activities Ns, VPNs- Encryption protocols- Simula Tutorial Periods: - n, "Architecture and Design of Distributed n, K H (Kane) Kim and Lisa Kleinjohann, I-Toledano and Andy J. Wellings, "Distril Inc., 2012 va Programming Advanced Topics,Cenga	design hanism ion of m Prac "Design buted, E age,201	s and be nulti-thre tical Pe ded Sys n and A mbedde	enchmark eading ap e riods: - stems", S nalysis o ed and R	pplication	Total F 2014 uted Em	CO Perioc CO Periods: 4	94 1s: 9 15 15 ysterr	
Embedded Sy Unit - IV Introduction t Functionality b agent. Case s Unit - V Simulation of I Lecture Po Reference Boo 1. Bernd k 2. Bernd k 3. M.Teres Verlag I 4. Wiggles Veb Reference 1. http://w	Embeda o the em based emb tudy: Mob Instruct LANs, WA eriods: 45 oks (leinjohann kr, 2014 sa Higuera New York sworth, "Jav es ww.oracle	bedded agents – Embedded agent edded agents – Agent co-ordination med ile robots. ional Activities Ns, VPNs- Encryption protocols- Simula Tutorial Periods: - n, "Architecture and Design of Distributed n, K H (Kane) Kim and Lisa Kleinjohann, a-Toledano and Andy J. Wellings, "Distril Inc., 2012 /a Programming Advanced Topics,Cenga .com/technetwork/articles/javase/rmi-cor	design hanism ion of m Prac "Design buted, E age,201	s and be nulti-thre tical Pe ded Sys n and A mbedde	enchmark eading ap e riods: - stems", S nalysis o ed and R	pplication	Total F 2014 uted Em	CO Perioc CO Periods: 4	94 Js: 9 95 95 95 ystem	
Embedded Sy Unit - IV Introduction t Functionality b agent. Case s Unit - V Simulation of Lecture Po Reference Boo 1. Bernd k 2. Bernd k 2. Bernd k 3. M.Teres Verlag I 4. Wiggles Veb Reference 1. http://w 2. http://w	Embeda o the em based emb tudy: Mobi Instruct LANs, WA eriods: 45 oks (leinjohann cleinjohann cleinjohann er, 2014 sa Higuera New York sworth,"Jav es ww.oracle ww.es.ele.	bedded agents – Embedded agent edded agents – Agent co-ordination med ile robots. ional Activities Ns, VPNs- Encryption protocols- Simula Tutorial Periods: - n, "Architecture and Design of Distributed n, K H (Kane) Kim and Lisa Kleinjohann, I-Toledano and Andy J. Wellings, "Distril Inc., 2012 va Programming Advanced Topics,Cenga	design hanism ion of m Prac "Design buted, E age,201 ba-1366	s and be nulti-thre tical Pe ded Sys n and A mbedde	enchmark eading ap e riods: - stems", S nalysis o ed and R	pplication	Total F 2014 uted Em	CO Perioc CO Periods: 4	94 Js: 9 95 95 95 ystem	

Map

Dr. P. Raja, Chairman - Bos

600		Pr	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	-	1	3	-	3
2	2	-	3	3	-	1	3	-	3
3	2	-	3	3	-	1	3	-	3
4	2	-	3	3	-	1	3	-	3
5	2	2	3	3	2	1	3	-	3

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Assessment		Cor	ntinuous Asse	ssment Marks (CA	M)	End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10		15	10	5	60	100



	Dre	PROFESSIONAL ELECTIVE COURSES								
	Professional Elective–III (Offered in Semester II)									
SI. No	Course Code	Course Title								
1	P23VEEC03	System-on-Chip Design								
2	P23VEE209	DSP Processor Architecture and Programming								
3	P23VEE210	Design for Verification Using UVM								
4	P23VEE211	Testing and Fault Diagnosis of VLSI Circuits								
5	P23VEE212	Soft Computing								



	Electronics and Communication Engineering Programme: M.Tech. III Course Category: End Ser PE PE End Ser								Vno
Semester		III		PE			TE		
Course Code		P23VEEC03		iods/We	T	Credit		mum M	T
- ··			L	T	P	C	CAM	ESE	TM
Course Name		System-on-Chip Design	3	0	0	3	40	60	100
	T	Common to all the M.Tech (ECE		.51 & E3	>)		D.	TMoon	ina
	On co	npletion of the course, the students will be	e able to)				T Mapp hest Le	
	CO1	Memorize the system architecture, composite software.	onents o	of syste	m harc	lware and		K2	
Course Outcome	CO2	d K2							
	CO3	Describe external and internal memory of SC	C and	organiza	ation.			K2	
	CO4	Explain SOC customization and reconfigurat	tion tech	nologie	s.			K2	
	CO5	Apply the knowledge of SOC design in real t	time app	lications	S.			K3	
		-							
Unit - I	Introdu						P	eriods	: 9
	Addressir	omponents of the system, Hardware & Softwage. System level interconnection, an appro exity.						CO1	
Unit - II	Proces						P	eriods	: 9
		itecture, Basic elements in Instruction handlin				Pipeline		CO2	
		Robust Processors, Vector Processors and scalar Processors.	Vector	Instructi	ons ext			002	
VLIW Processo Unit - III	ors,Super Memoi	scalar Processors. ry Design F for SOC				ensions,	P	eriods	: 9
VLIW Processo Unit - III Overview of SC Organization, (Cache, Split –I,	Drs,Super Memoi DC exterr Cache da , and D –	scalar Processors. y Design F for SOC hal memory, Internal Memory, Size, Scratchpa hta, Write Policies, Strategies for line replace Caches, Multilevel Caches, Virtual to real trar	ads and cement	Cache at miss	memor <u></u> time,	y, Cache	P		: 9
VLIW Processo Unit - III Overview of SC Organization, (Cache, Split –I,	Drs,Super Memoi DC exterr Cache da , and D – Dle Proces	scalar Processors. T y Design F for SOC nal memory, Internal Memory, Size, Scratchpa nta, Write Policies, Strategies for line replace	ads and cement	Cache at miss	memor <u></u> time,	y, Cache		eriods	
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split -I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig	ors,Super Memoi DC exterr Cache da , and D – ble Proces Interco rchitectur ation: An gn onto	scalar Processors. Ty Design F for SOC hal memory, Internal Memory, Size, Scratchpa ta, Write Policies, Strategies for line replace Caches, Multilevel Caches, Virtual to real tran- ssor – memory interaction. Onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor, Reconfigurable devices, Instance- Specifi	ads and cement nslation d Buses , Reconi ic desig	Cache at miss , SOC M , Analyt figuratio gn, Cus	memory time, ⁻ 1emory tic Bus n Tech stomiza	y, Cache Types of System, Models, nologies, ble Soft		eriods CO3	
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split -I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig	Memon DC exterr Cache da , and D – ole Proces Interco rchitectur ation: An gn onto configurat	scalar Processors. Ty Design F for SOC hal memory, Internal Memory, Size, Scratchpa hata, Write Policies, Strategies for line replace Caches, Multilevel Caches, Virtual to real tran- ssor – memory interaction. Innect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor	ads and cement nslation d Buses , Reconi ic desig	Cache at miss , SOC M , Analyt figuratio gn, Cus	memory time, ⁻ 1emory tic Bus n Tech stomiza	y, Cache Types of System, Models, nologies, ble Soft	P	CO3 Periods	: 9
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split –I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig Processor, Rec Unit - V SOC Design a	ors,Super Memoi DC exterr Cache da , and D – ole Proces Interco rchitectur ation: An gn onto configurat Instruc approach	scalar Processors. Ty Design F for SOC hal memory, Internal Memory, Size, Scratchpa hata, Write Policies, Strategies for line replace Caches, Multilevel Caches, Virtual to real tran- sor – memory interaction. Onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor, Reconfigurable devices, Instance- Specifi- ion -overhead analysis and trade-off analysis of stional Activities : simulate and verify AES algorithms, des	ads and cement nslation d Buses , Recon ic desig on recor	Cache at miss , SOC M , Analyt figuratio gn, Cus figurabl	memory time, ⁻ lemory tic Bus n Tech stomiza e Paral	y, Cache Types of System, Models, nologies, ble Soft lelism.	P	eriods CO3 eriods CO4	: 9
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split –I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig Processor, Rec Unit - V	ors,Super Memor DC exterr Cache da , and D – ole Proces Interco rchitectur ation: An gn onto configurat Instruc approach PEG com	scalar Processors. Ty Design F for SOC hal memory, Internal Memory, Size, Scratchpa ta, Write Policies, Strategies for line replace Caches, Multilevel Caches, Virtual to real tran- ssor – memory interaction. Onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor, Reconfigurable devices, Instance- Specifi- tion -overhead analysis and trade-off analysis of etional Activities : simulate and verify AES algorithms, des- pression.	ads and cement nslation d Buses , Recon ic desig on recor	Cache at miss , SOC M , Analyt figuratio gn, Cus figurabl d evalu	memory time, ⁻ lemory tic Bus n Tech stomiza e Paral	y, Cache Types of System, Models, nologies, ble Soft lelism. f Image	P	eriods CO3 eriods CO4 eriods	: 9
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split –I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig Processor, Rec Unit - V SOC Design a compression JF Lecture Pe Reference Boo 1. Compu 2. ARM S 3. D. C. E 4. P. Ma	ors, Super Memor DC exterr Cache da , and D – ole Proces Interco rchitectur ation: An gn onto configurat Instruc approach PEG com riods: 45 oks uter Syste System or Black, J. I rwedel, E	scalar Processors. y Design F for SOC hal memory, Internal Memory, Size, Scratchparata, Write Policies, Strategies for line replace caches, Multilevel Caches, Virtual to real transporter memory interaction. onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor, Reconfigurable devices, Instance- Specificition -overhead analysis and trade-off analysis of the standard state and verify AES algorithms, destruction etional Activities : simulate and verify AES algorithms, destruction pression. Tutorial Periods: - Prace em Design System-on-Chip - Michael J. Flynn n Chip Architecture – Steve Furber –2nd Ed., A Oonovan, B. Bunton, A. Keist, SystemC: From Embedded System Design: Embedded System	ads and cement inslation d Buses , Recon- ic desig on recor sign and tical Pe and Wa Addison the Gro	Cache at miss , SOC M , Analyt figuratio gn, Cus figurabl d evalu riods: - yne Luk Wesley und Up,	memory time, ⁻ lemory ic Bus n Tech stomiza e Paral ation c , Wiely Profes Secon	y, Cache Types of System, Models, nologies, ble Soft lelism. f Image Tota India Pvt. sional 200 d Edition,	P al Peric Ltd. 20 0. Springe	eriods CO3 eriods CO4 eriods CO5 ods: 45 12.	: 9 : 9
VLIW Processo Unit - III Overview of SC Organization, (Cache, Split – I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig Processor, Rec Unit - V SOC Design a compression JF Lecture Pe Reference Boo 1. Compu 2. ARM S 3. D. C. E 4. P. Ma Edition	Arrowski strange in the second strange in th	scalar Processors. y Design F for SOC hal memory, Internal Memory, Size, Scratchparata, Write Policies, Strategies for line replace caches, Multilevel Caches, Virtual to real transporter memory interaction. onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor, Reconfigurable devices, Instance- Specificition -overhead analysis and trade-off analysis of the standard state and verify AES algorithms, destruction etional Activities : simulate and verify AES algorithms, destruction pression. Tutorial Periods: - Prace em Design System-on-Chip - Michael J. Flynn n Chip Architecture – Steve Furber –2nd Ed., A Oonovan, B. Bunton, A. Keist, SystemC: From Embedded System Design: Embedded System	ads and cement inslation d Buses , Recon- ic desig on recor sign and tical Pe and Wa Addison the Gro	Cache at miss , SOC M , Analyt figuratio gn, Cus figurabl d evalu riods: - yne Luk Wesley und Up,	memory time, ⁻ lemory ic Bus n Tech stomiza e Paral ation c , Wiely Profes Secon	y, Cache Types of System, Models, nologies, ble Soft lelism. f Image Tota India Pvt. sional 200 d Edition,	P al Peric Ltd. 20 0. Springe	eriods CO3 eriods CO4 eriods CO5 ods: 45 12.	: 9 : 9
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split -I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig Processor, Rec Unit - V SOC Design a compression JF Lecture Pe Reference Boo 1. Compu 2. ARM S 3. D. C. E 4. P. Ma Edition Web Reference	ors, Super Memor DC exterr Cache da , and D – ole Proces Interco rchitectur ation: An gn onto configurat Instruc approach PEG com riods: 45 oks uter Syste System or Black, J. I rwedel, E a, Springe es	scalar Processors. y Design F for SOC hal memory, Internal Memory, Size, Scratchparata, Write Policies, Strategies for line replace caches, Multilevel Caches, Virtual to real transporter memory interaction. onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor, Reconfigurable devices, Instance- Specificition -overhead analysis and trade-off analysis of the standard state and verify AES algorithms, destruction etional Activities : simulate and verify AES algorithms, destruction pression. Tutorial Periods: - Prace em Design System-on-Chip - Michael J. Flynn n Chip Architecture – Steve Furber –2nd Ed., A Oonovan, B. Bunton, A. Keist, SystemC: From Embedded System Design: Embedded System	ads and cement inslation d Buses , Recon- ic desig on recor sign and tical Pe and Wa Addison the Gro	Cache at miss , SOC M , Analyt figuratio gn, Cus figurabl d evalu riods: - yne Luk Wesley und Up,	memory time, ⁻ lemory ic Bus n Tech stomiza e Paral ation c , Wiely Profes Secon	y, Cache Types of System, Models, nologies, ble Soft lelism. f Image Tota India Pvt. sional 200 d Edition,	P al Peric Ltd. 20 0. Springe	eriods CO3 eriods CO4 eriods CO5 ods: 45 12.	: 9 : 9
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split - I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig Processor, Rec Unit - V SOC Design a compression JF Lecture Pe Reference Boo 1. Compu 2. ARM S 3. D. C. E 4. P. Ma Edition Web Reference	Arrowski strange in the second strange in th	scalar Processors. y Design F for SOC nal memory, Internal Memory, Size, Scratchpatta, Write Policies, Strategies for line replace Caches, Multilevel Caches, Virtual to real transfor – memory interaction. onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor Reconfigurable devices, Instance- Specificion -overhead analysis and trade-off analysis of etional Activities : simulate and verify AES algorithms, despression. Tutorial Periods: - Prace em Design System-on-Chip - Michael J. Flynn n Chip Architecture – Steve Furber –2nd Ed., A Oonovan, B. Bunton, A. Keist, SystemC: From embedded System Design: Embedded System	ads and cement inslation d Buses , Recon- ic desig on recor sign and tical Pe and Wa Addison the Gro	Cache at miss , SOC M , Analyt figuratio gn, Cus figurabl d evalu riods: - yne Luk Wesley und Up,	memory time, ⁻ lemory ic Bus n Tech stomiza e Paral ation c , Wiely Profes Secon	y, Cache Types of System, Models, nologies, ble Soft lelism. f Image Tota India Pvt. sional 200 d Edition,	P al Peric Ltd. 20 0. Springe	eriods CO3 eriods CO4 eriods CO5 ods: 45 12.	: 9 : 9
VLIW Processo Unit - III Overview of SC Organization, C Cache, Split -I, Models of Simp Unit - IV Interconnect A SOC Customiz Mapping desig Processor, Rec Unit - V SOC Design a compression JF Lecture Pe Reference Boo 1. Compu 2. ARM S 3. D. C. E 4. P. Ma Edition Web Referenc 1. http://ic.sj 2. http://npte	ors, Super Memor DC exterr Cache da , and D – ole Proces Interco rchitectur ation: An gn onto configurat Instruc approach PEG com riods: 45 Dks uter Syste System or Black, J. I rwedel, E n, Springe es itu.edu el.iitm.ac.	scalar Processors. y Design F for SOC nal memory, Internal Memory, Size, Scratchpatta, Write Policies, Strategies for line replace Caches, Multilevel Caches, Virtual to real transfor – memory interaction. onnect Customization and Configuration es, Bus: Basic Architectures, SOC Standard overview, Customizing Instruction Processor Reconfigurable devices, Instance- Specificion -overhead analysis and trade-off analysis of etional Activities : simulate and verify AES algorithms, despression. Tutorial Periods: - Prace em Design System-on-Chip - Michael J. Flynn n Chip Architecture – Steve Furber –2nd Ed., A Oonovan, B. Bunton, A. Keist, SystemC: From embedded System Design: Embedded System	ads and cement inslation d Buses , Recon- ic desig on recor sign and tical Pe and Wa Addison the Gro ems Fo	Cache at miss , SOC M , Analyt figuratio gn, Cus figurabl d evalu riods: - yne Luk Wesley und Up, undatior	memory time, ⁻ Memory tic Bus n Tech stomiza e Paral ation c ation c ., Wiely Profes Secon ns of C	y, Cache Types of System, Models, nologies, ble Soft lelism. f Image Tota India Pvt. sional 200 d Edition,	P al Peric Ltd. 20 0. Springe	eriods CO3 eriods CO4 eriods CO5 ods: 45 12.	: 9 : 9

lace

60 2		Pr	ogram Out	comes (PC	Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	3	-
2	2	-	3	3	1	1	3	3	-
3	2	-	3	3	1	1	3	3	-
4	2	-	3	3	1	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		C	End Semester Examination	Total			
	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	1	0	15	10	5	60	100



Department	r Course Category: End Seme							ester Exam Type:			
Semester		111	PE					TE			
Course Code		P23VEE209		iods/W	7	Credit		kimum Ma	1		
_			L	T	P	C	CAM	ESE 60	TM		
Course NameDSP Processor Architecture and Programming300340											
	_	ompletion of the course, the students will be						ВТ Мар	pina		
	On co	((Highest Level)								
	CO1		K2								
Course	CO2	Construct and analysis of various architecture		K2							
Outcome	CO3	Compute and illustrate the Fast Fourier transfe	orm of	f TMS3	320C S	eries.		K3			
	CO4	Explains and compares DFT & FFT of fixed- a	and flo	ating-p	oint re	presentatio	on.	K3			
	CO5	Summaries the various algorithms for real wor	rld app	olicatio	ns.			K4			
Unit - I		I Signal Processing Systems						Period	s: 9		
System consid	lerations	signal processor architectures – Software dev – Implementation considerations, Data rep sues, Real time implementation considerations	resent					CO1			
Unit - II		I Signal Processors						Period	s: 9		
addressing, Ins	struction struction	MS320C64x - Architecture overview, Memo set, Programming considerations, system issu set, Pipeline Architecture, Programmin	ies. T	MS320	C67X	- Architect		CO2			
Unit - III	1	mentation of Fast Fourier Transforms						Period	s: 9		
		FFT algorithms – Decimation-in-time, Decim MS320C64x, Floating point implementation usi				- Fixed p	oint	CO3			
Unit - IV	Fir an	d LIR Filter Implementations						Period	s: 9		
sampling meth	od, IIR	Characteristics, Structures, FIR Filter design Filter-Butterworth and Chebyshev Filter Desi pating point implementation using TMS320C67	ign-, F					CO4			
Unit - V		ctional Activities						Period	s: 9		
of convolution,	DFT, FI	and implement in DSP processor. Develop prog T algorithm. Digital Signal Processor based e ar and circular Convolution. DFT/FFT. Design o	xperin	nents:	Auto C	Correlation		CO5			
Lecture Pe		÷			Period		Total	Periods:	45		
Reference Boo											
Edition, 2 2. Avtar Sir	007 ngh and	and Manolakis, "Digital Signal Processing Prin S. Srinivasan, Digital Signal Processing -	- Impl	lement	tations	using DS					
Examples	nassaing	AS320C54xx, Cengage Learning India Private and Donald Reay, Digital Signal Processin					C6713	andC641	I6 DS		
		and Inc. Dublication 0040									
John Wile		ons, Inc., Publication, 2012. R W Schafer and J R Buck "Discrete Time Sig	nal Pr	ocessi	na" Pe	arson 200)4				
John Wile 4. A.V. Oppo	enheim,	ons, Inc., Publication, 2012. R.W.Schafer and J.R.Buck, "Discrete Time Sig	nal Pr	ocessi	ng", P€	earson, 200	94.				
John Wile 4. A.V. Oppe Web Referenc 1. http://www 2. https://linl	enheim, es w.nptel.i k.springe	R.W.Schafer and J.R.Buck, "Discrete Time Sig tm.ac.in/courses		ocessi	ng", Pe	earson, 200	94.				

		Pr	ogram Out	comes (PC		Program Specific Outcomes (PSO					
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	-	1	3	-	3		
2	2	-	3	3	-	1	3	-	3		
3	2	-	3	3	-	1	3	-	3		
4	2	-	3	3	-	1	3	-	3		
5	2	2	3	3	3	1	3	-	3		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

A	Assessment		C	Continuous Asses	End Semester	Total		
Asses	Sment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Ма	arks	1	0	15	10	5	60	100



Department	Electro	onics	and Communication Enginee	÷		<u> </u>				VLSI				
Semester			III			se Cate PE			nd Se edit	, T	ester Exam Type TE			
Course Code			P23VEE210		Periods/Week					+	mum M			
				L	-	Т	Ρ		С	CAM	ESE	TM		
Course Name	ם)esig	n for Verification Using UVM	3	3	0	0		3	40	60	100		
	On completion of the course, the students will be able to										BT Mapping (Highest Leve			
	CO1		K2											
Course	 CO1 Understand the basic concepts of two methodologies UVM CO2 Build actual verification components. CO3 Generate the register layer classes. 										K3			
Outcome											K3			
											K3			
	CO4	CO4 Code testbenches using UVM.CO5 Understand advanced peripheral bus testbenches.												
		one			100	•					K3			
UNIT-I	Introd	uctio	n								Period	ls: 9		
	Л) ́-Ove		M Testbench Architecture- The v- TLM, TLM-1, and TLM-2								CO1	I		
UNIT-II	······································											ls: 9		
the Sequencer	- Coni reating t	nectin he Ag	eration - Transaction-Level Com ng the Driver and Sequencer gent - Creating the Environment and Coverage	· -Creating	g th	e Mon	itor -	Insta	ntiatir	ng	CO2	2		
UNIT-III			Verification Components								Period	ls: 9		
-Verification Co	omponen ts- Virtua	t Co	ment- Instantiating Verification C nfiguration - Creating and Sel quences- Checking for DUT Co	lecting a	Usei	r-Define	d Test	t - C	reatir		COS	3		
UNIT-IV	·····	Jsing	the Register Layer Classes								Period	ls: 9		
	ification		lasses - Back-Door Access -Sp onment- Integrating a Register								CO4	1		
UNIT-V		ctiona	al Activities								Period	ls: 9		
Implementation modelling	<u>.</u>		ransfer using Verilog-Test classe	es- Interfa	cing	using E	UT- Re	egiste	er cla	SS	CO5			
Lecture Per	iods: 45)	Tutorial Periods: -	Р	racti	cal Pe	iods: -		T	otal Pe	riods: (09		
 Chris Sp Features Rosenbe (UVM) Sc Rosenbe (UVM). L Web Reference 	A Primer ear, Greg "3rd editi rg, Sharc econd Ec rg, Sharc Inited Sta es	g Tun on, 20 on, ar dition. on, ar ates, (nd Meade, Kathleen. A Practical United Kingdom, Lulu.com, 201 nd Meade, Kathleen A. A Practic Cadence Design Systems, 2010	rification: Guide to 2. al Guide to	A G Adc	uide to	Learr	ning 1 versal	the T Veri	estben	Metho	dolog		
-	-		com/uvm/uvm-tutorial e.com/uvm/uvm-testbench-archite	ecture/										
2. https://ve	rification	guide	e.com/uvm/uvm-testbench-archite n/course/learn-ovm-uvm/	ecture/										

Map

COs/POs/PSOs Mapping

COs		Pr	ogram Out	comes (PC)s)		Program Specific Outcomes (PSOs)				
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	1	-	1	1	2	-	1	-	-		
2	1	-	1	1	2	-	1	-	-		
3	1	-	1	1	2	-	1	-	-		
4	1	-	1	1	2	1	1	-	-		
5	1	-	1	1	2	1	1	-	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

	Accomment		Con	ntinuous Asses	sment Marks (CAN	1)	End Semester	Total
	Assessment	CAT 1	CAT 2 Model Exam Assignment* Attendan		Attendance	Examination (ESE) Marks	Marks	
ſ	Marks		10	15	10	5	60	100



		onics and Communication Engineering	<u> </u>	urse (······	End Sem	LSI & E	
Semester					PE				ani iype.
Course Code		P23VEE211	Peri	ods/W	/eek	Credit	Ma	ximum N	larks
		FZJVLLZII	L	Т	P	С	CAM	ESE	ТМ
Course Name	Testin	g and Fault Diagnosis of VLSI Circuits	3	0	0	3	40	60	100
	On coi	npletion of the course, the students wil	l be a	ble to					Mapping est Level
	CO1	Interpret the different types of fault mode	ls					(K2
Course	CO2	Generate test patterns to detect the fault	in cor	nbinat	ional	circuits			K3
Outcome	CO3	Generate test patterns to detect the fault	in sec	uentia	al circu	uits			K3
	CO4	Design a circuit for testability							K3
	CO5	Infer the different measures of system dia	agnos	able					K2
JNIT-I	Equilt N	Iodeling and Simulation						Po	riods: 9
		 Functional versus structural testing-Leve 	ale of	fault n	nodolo	- Sinale	stuck at	Lei	1005. 9
ault-Modeling	circuits	for simulation- Algorithms for true-value ethods for fault simulation						(CO1
JNIT-II	Test G	eneration of Combinational Circuits						Pe	riods: 9
Algorithms and Combinational	d repre ATPG	sentation- Redundancy identification-		•		•	•		
compaction.	7.11 O	algorithm-D-algorithm-PODEM-FAN-Te	est	genei	ation	Syste	ems-Test	(CO2
		eneration of Sequential Circuits	est	genei	ation	Syste	ems-Test		CO2 riods: 9
JNIT-III ATPG for singl	Test G e clock							Pei	
UNIT-III ATPG for singl sequential circu UNIT-IV	Test G e clock it Desigr	eneration of Sequential Circuits synchronous circuits - Time-Frame expan of for Testability	nsion	metho	od - S	Simulatic	on based	Pe:	riods: 9
UNIT-III ATPG for singl sequential circu UNIT-IV Testability –Adl scan registers-	Test G e clock it Desigr Hoc desi Generic	eneration of Sequential Circuits synchronous circuits - Time-Frame expan of for Testability gn for testability techniques- Controllabili scan-based design- Classical scan desig	nsion ty and	metho d obso	od - S ervabi	Simulatic	on based	Per (Per	riods: 9 CO3
sequential circu UNIT-IV Testability –Adł scan registers-	Test G e clock it Desigr Hoc desi Generic s-Bound	eneration of Sequential Circuits synchronous circuits - Time-Frame expan of for Testability gn for testability techniques- Controllabili scan-based design- Classical scan desig ary scan standards	nsion ty and	metho d obso	od - S ervabi	Simulatic	on based	Pei (Pei	riods: 9 CO3 riods: 9 CO4
UNIT-III ATPG for singl sequential circu UNIT-IV Testability –Adl scan registers- DFT approache UNIT-V Implementation	Test G e clock it Desigr Hoc desi Generic s-Bound Instruct of D-alg	eneration of Sequential Circuits synchronous circuits - Time-Frame expan of for Testability gn for testability techniques- Controllabili scan-based design- Classical scan desig	nsion ity and jns- B	metho d obso	od - S ervabi evel a	Simulatic lity by r and syst	on based neans of tem level	Per (Per (Per	riods: 9 CO3 riods: 9
UNIT-III ATPG for singl sequential circu UNIT-IV Testability –Adl scan registers- DFT approache UNIT-V Implementation Design of simple	Test G e clock it Desigr Hoc desi Generic s-Bound Instruc of D-alg e circuits	eneration of Sequential Circuits synchronous circuits - Time-Frame expan of for Testability gn for testability techniques- Controllabilit scan-based design- Classical scan designary scan standards setional Activities porithm- Categorization of faults in schem with scan registers	nsion ity and jns- B natic-	metho d obso oard Gener	od - S ervabi evel a ration	Simulatic lity by r and syst	on based means of tem level Patterns-	Per (Per (Per	riods: 9 CO3 riods: 9 CO4 riods: 9 CO5
UNIT-III ATPG for singl sequential circu UNIT-IV Testability –Adl scan registers- DFT approache UNIT-V Implementation Design of simple Lecture Per Reference Boo 1. Bushnell Circuits", 2. Liu, Ruey 3. Abramov 13th Impi 4. Laung – Testabilit Web Reference 1. https://on 2. https://np	Test G e clock it Desigr Hoc desi Generic s-Bound Instruc of D-alg e circuits iods: 45 M.L. and Kluwer A /-wen. Te ici, M., B ression, 2 Terng wa y", Morga es llinecours itel.ac.in/	eneration of Sequential Circuits synchronous circuits - Time-Frame expan- of for Testability gn for testability techniques- Controllabili scan-based design- Classical scan designary scan standards etional Activities porithm- Categorization of faults in scheme with scan registers Tutorial Periods: - Agrawal V.D., "Essentials of Electronic Te Academic Publishers, 2nd Printing, 2005. esting and Diagnosis of Analog Circuits and reuer, M.A and Friedman, A.D., "Digital Systems	nsion ity and gns- B natic- Pr esting d Syst ystem Testii	metho d obso oard Gener actic for Dig ems. s and	od - S ervabi evel a ation al Per gital, N United Testa	Simulatic lity by r and syst of test iods: - Memory I States, ble Des	on based neans of tem level Patterns- To and Mixeo Springer ign", Jaico	Per (Per (Per () () () () () () () () () (riods: 9 CO3 riods: 9 CO4 riods: 9 CO5 ods: 45 VLSI 2. ing House

Dr. P. Raja, Chairman - Bos

		Pr	ogram Out	comes (PC)s)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	3	1	1	-	-	-	1	-	-		
2	3	2	1	-	-	-	1	-	-		
3	3	2	1	-	-	-	1	-	-		
4	3	2	1	-	2	-	1	-	-		
5	2	1	1	-	-	-	1	-	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

A		Con	tinuous Asses	sment Marks (CAN	1)	End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	1	0	15	10	5	60	100



Department	Elect	tronics	and Commun	ication Engine	ering							SI & ES			
Semester			III			Co	ourse (F	Catego PE	ory:	En	d Seme	ster Exar TE	n Type:		
Course Code			P23VEE2	212	-	Peri	ods/W		Credi			kimum Ma	arks		
						L	T	P	C	(ESE	TM		
Course Name			Soft Comp	uting		3	0	0	3		40	60	100		
	On co	ompleti	on of the cour	se, the studen	ts will b	e able	e to					BT Ma (Highest	apping : Level)		
	CO1		ent neural net	ental theory an work architectu								ir K3			
Course	CO2	CO2 Apply fuzzy logic and reasoning to handle uncertainty and solve engineering problems.								K	3				
Outcome	CO3			nms to combina	-							K	3		
	CO4			m to revise the	e principle	es of	soft o	compu	ting in	vario	ous	K	3		
	 applications. Apply modern software tools to solve real problems using a soft computing approach and evaluate various soft computing approaches for a given problem. 											K	3		
Unit - I	Nours	al Netwo	ork									Perio	1e. 0		
Basic concept - methods - con Algorithms - Mo BAM - Maxnet.	mmon a	ctivatior	n functions -	application of	neural i	netwo	orks; 1	Veuro	n archi	tectu	ire:	CO	1		
Unit - II	Fuzzy	/ Sets 8	Logic									Perio	ds: 9		
Fuzzy versus C logic fuzzylogic						nal lo	gic - i	nferer	ice - Pi	redic	ate	со	2		
Unit - III	Gene	tic Algo	orithm									Perio	ds: 9		
Role of GA - fit inversion - dele												CO	3		
Unit - IV	Hybri	d Syste	ems									Perio	ds: 9		
Hybrid System - fuzzyneuron -								ems -	Fuzzy	BP	NN	со	4		
Unit - V	Instru	uctional	I Activities									Perio	ds: 9		
Simulation of Processingusin			d ACO related	d to either wire	eless ne	twork	ing or	Ante	nna or	Ima	age	со	5		
Lecture Pe	riods: 45	5	Tutorial	Periods: -		Prac	ctical	Perio	ds: -		Tota	al Period	s: 45		
 S. Hayk T.S. Ra Applicat David E Web Referenc http://ww https://le 	anandan jasekara ions", Pro . Goldbe es vw.vssut. ecturenot	al Netwo n, G.A. entice-H rg, Gen .ac.in/le es.in/su	orks - A Compr VijaylakshmiF Iall India, 2003 tetic Algorithm cture_notes/lea ibject/124/soft-	in Search Optir cture142372363 computing-sc	dation", 2 etworks, mization	2nd Eo Fuzzy	dition, y Logi	Pears c & C	on Edu Genetic	catio Algo	on, 2005 orithms	 Synth 			
3. https://n	ptel.ac.in	n/course	s/106/105/106	105173/											
			nt.com/fuzzy_lo												

Map

Dr. P. Raja, Chairman - Bos

COs/POs/PSOs Mapping

		Pr	ogram Out	comes (PC	Ds)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	1	1	3	-	2		
2	2	-	3	3	1	1	3	-	2		
3	2	-	3	3	1	1	3	-	2		
4	2	-	3	3	1	1	3	-	2		
5	2	2	3	3	2	1	3	-	2		

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

A		Contir	nuous Asse	ssment Marks (CAN	1)	End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	1()	15	10	5	60	100



SEMESTER – III

				Pe	erio	ds	•	Max. Marks		
SI. NO.	Course Code	Course Title	Category	L	т	Р	Credits	CAM	ESM	Total
Theory	y									
1	P23VEE3XX	Professional Elective - IV	PE	3	0	0	3	40	60	100
2	P23VEE3XX	Professional Elective - V	PE	3	0	0	3	40	60	100
3	P23VEE3XX	Professional Elective - VI	PE	3	0	0	3	40	60	100
Proje	ct Work									
4	P23VEW301	Project Phase - I	PA	0	0	12	6	50	50	100
5	P23VEW302	Internship	PA	0	0	0	2	100	0	100
Ability	y Enhancement (Course								
6	P23VEC301	NPTEL / SWAYAM / MOOC	AEC	0	0	0	-	100	0	100
		Total					17	370	230	600

		PROFESSIONAL ELECTIVE COURSES									
	Pre	ofessional Elective–IV (Offered in Semester III)									
SI. No	SI. No Course Code Course Title										
1	P23VEEC04	Real Time Operating System									
2	P23VEEC05	Cloud computing and Distributed System									
3	P23VEE313	VLSI Signal Processing									
4	P23VEE314	High Speed Digital Design									
5	5 P23VEE315 Nanoelectronics										



Department	Elec	tronics and Communication Engineering		Prog	ramme: I	M.Tech	VLSI 8	& ES			
Semester		Ш	Course	Catego PE	ry Code	End So		er Exan FE	า Туре		
Course Code			Pe	riods/W	eek	Credit	Max	imum I	Marks		
Course Coue		P20VEEC04	L	T	P	C	CAM	ESE	ТМ		
Course Name		Real Time Operating System	3	0	0	3	40	60	100		
		Common to all the M.Tech (ECE	E and VI	_SI & E	S)						
	On co	mpletion of the course, the students will	be able	to			:	T Mapp ghest L	0		
	CO1 Define and demonstrate understanding of key real-time system terminology and design issues.										
Course	Analyze and compare process scheduling algorithms (round robin, fixed priority, dynamic priority) considering real-time constraints, and choose the										
Outcome	CO3	Implement mechanisms for enforcing mu critical sections to guarantee correct system			and pro	tecting		K3			
	CO4	Understand the architecture and operation systems, identifying their suitability for spec						K2			
	CO5	Design and implement real-time control hardware (e.g., CAN bus) and RTOS c behaviors and meet real-time constraints.	•		-						
Unit-I	Basic	real time concepts					Р	eriods	: 9		
Terminologies -	<u>1</u>	ne system design issues – Hardware Develo	pments	– Hardv	vare Inte	rfacing			_		
		C – Memory Access – Memory Organization output – Pipelining – Coprocessors.	on – Di	rect Me	mory Ac	cess –		CO1			
Unit-II	Real t	ime operating systems					P	eriods	: 9		
Foundations of	Real Tii cheduling	seudokernels, Interrupt Driven Systems, H me Operating Systems: Process scheduling g – Dynamic Priority Scheduling – Buffering o	, – Roui	nd Robi	n Sched	uling –		CO2			
Unit-III		urces - resource access control					P	eriods	: 9		
Resource conte	mutual e	exclusion and critical sections – Resource Co d Resource Access Control: Priority Inversior al Sections – Basic Priority Inheritance Protoc	n, Timing	g Anoma	alies, Dea	adlock		CO3			
Unit-IV	WinC	E					P	eriods	: 9		
Kernel, OAL, E	xplanatic	lled Loop Systems - RTOS Porting to a Targ on of CPU, SOC, Platform, MMU, MMU for A Embedded Linux, Real Time Linux, Vx-Works	ARM ba	sed dev	rices in V	VinCE,		CO4			
Unit-V	Instru	ctional Activities					P	eriods	: 9		
•		atic & dynamic scheduling algorithms in so of Engine Management System using CAN	•					CO5			
Lecture Pe	ariode · /	5 Tutorial Periods: -	Pract	ical Per	inde: -	To	tal Pe	riods: 4	45		

- 1. Phillip A. Laplante, "Real Time System Design and Analysis", John Wiley & Sons Publications, 2004.
- 2. Jane W.S. Liu, "Real Time Systems", Prentice Hall, 2000.
- 3. Samuel Phuns, Professional Windows Embedded CE 6.0, Wrox, 2008.
- 4. Rajkamal, Embedded System, Tata McGraw Hill, 2003.

Web References

- 1. http://www.nptel.iitm.ac.in
- 2. http://www.ocw.mit.edu.
- 3. http://web.iiit.ac.in/~bezawada/CN.html
- 4. https://www.tutorialspoint.com/Real-Time-Embedded-Systems

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

Cos		Prog	Program Specific Outcomes (PSOs)						
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	-	2
2	2	-	3	3	1	1	3	-	2
3	2	-	3	3	1	1	3	-	2
4	2	-	3	3	1	1	3	-	2
5	2	2	3	3	2	1	3	-	2

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accordment		Continue	End Semester Examination	Total				
Assessment	CAT 1 CAT 2		Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

Department	Elec	tronics and Communication Engineering		Pr	ogramm	e: N	l.Te	ch VLSI	& ES	
Semester		III	Cour	se Cate PE	gory Coo	de:	Enc	d Semes	ter Exar TE	n Type
<u> </u>			P	eriods/V	Veek	Cre	edit	Max	imum M	arks
Course Code		P23VEEC05	L	Т	Р	(C	CAM	ESE	ТМ
Course Name	Clo	ud Computing and Distributed Systems	45	0	0		3	40	60	100
		Common to all the M.Tech (EC	CE and	I VLSI 8	k ES)					
	On	completion of the course, the students wil							BT Ma Highest	
	CO1	Understand cloud computing architecture a	ind de	oloymer	t model.				K	3
Course	CO2	Outline cloud service models and Interconn	ection	networl	KS.				K	2
Outcome	CO3	Implement Parallel and Distributed Program	nming	Models					K	3
	CO4	Deploy applications over commercial cloud	comp	uting inf	rastructu	ires			K	3
	CO5	Solve a real-world problem using c collaboration.	loud	comput	ing thro	ough	n g	roup	K4	1
Unit-I	Clou	d Architecture							Period	40.0
		astructure- Cloud Computing Types- Servic	ο Δrc	hitecture	- Cloud	Co	mni	itina	Feno	15. 9
Reference Moc	el- Clou	ud System Architecture- Cloud Deployment I Federation- Cloud Ecosystem Model- Cloud	Nodel-	Basic F	Principles			•	CO	1
Unit-II		d Service Models	0111100						Period	ds: 9
and Interconne	ction N	, Private, and Hybrid Clouds- Platform-as-a-S etworks: Warehouse-Scale Data-Center De loud Architecture Design -Architectural Desig	esign-l	Data Ce	enter Inte			-	CO	2
Unit-III		ibuted System Models		J					Period	ds: 9
Clusters of Co Service-Oriente	operati d Archi	ve Computers-Cloud Computing over the tecture (SOA)-Parallel and Distributed Progr							CO	
-		ergy Efficiency in Distributed Computing.								
Unit-IV		ramming Paradigms ed Programming Paradigms-MapReduce, 1	Furiator	· and It	orativa I	Mon	Doo		Period	ds: 9
Hadoop Library	from A	pplications to Parallel and Distributed System	t-Saw					-	CO	4
Unit-V		uctional Activities	_						Period	ds: 9
		of Google App Engine-Amazon AWS and pen Nebula, Sector/Sphere and Open Stack.		osoft A	zure - C	Оре	n-Sc	ource	CO	5
		· · · · · · · · · · · · · · · · · · ·		tical Pa	eriods: -		•	Total Pe	rinde	45
Reference Bo			iiat		- 1003	<u>.</u>				TU
Internet c 2. A. Sriniv Pearson, 3. Thomas	f Thing rasan, 2014 Erl, Ri	J. Suresh, "Cloud Computing: A Practic cardo Puttini, Zaigham Mahmood "Cloud	cal A	pproach	for Le	earn	ing	And In	nplemer	ntation"
		on (US),2013. , Stephan S. Jones, "Enterprise Cloud Comp	outing	for Non	-Enginee	ers",	Тау	lor & Fr	ancis Lt	d, CRC
	18									
Press, 20 Web Reference										



- 2. https://nptel.ac.in/courses/106/105/106105167/
- 3. https://mrcet.com/downloads/digital_notes/CSE/IV%20Year/CLOUD%20COMPUTING%20NOTES.pdf
- 4. https://nptel.ac.in/courses/106/106/106106107/

COs/POs/PSOs Mapping

COs		Pro	ogram Outco	Program Specific Outcomes (PSOs)					
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	2	1	2	-	2
2	2	-	3	3	2	1	2	-	2
3	2	-	3	3	2	1	2	-	2
4	2	-	3	3	2	1	2	-	2
5	2	2	3	3	2	1	2	-	2

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

		Continu	ous Assessment	: Marks (CAM)		End Semester	Total	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	10		10 15 10 5		5	60	100	

Department	Electronics and Communication Engineering		Proę	gramme:	M.Tech	n VLSI 8	ES	
Semester	III	Course	Categoi PE	ry Code:	End S		r Exam S	Туре:
Course Code	P23VEE313	Pe	eriods/W		Credit		imum M	
		L	T	P	C	CAM	ESE	ТМ
Course Name	VLSI Signal Processing	3	0	0	3	40	60	100

	On con	npletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Understand VLSI design methodology for signal processing systems.	K2
Course	CO2	Design an application off Unfolding in Signal processing	K3
Outcome	CO3	Design Systolic Design for Space Representations	K3
	CO4	Implement VLSI algorithms in DSP.	K4
	CO5	Implement basic architectures for DSP using CAD tools	K4

Unit-I	Pipelining A	And Parallel Processing			Periods: 9
	Retiming: Introd	5	ssing. Pipelining and Parallel Proc es, Solving System of Inequalities	•	CO1
Unit-II	Unfolding A	And Retiming Application Of	Unfolding		Periods: 9
and Retiming	g Application of	of Unfolding. Folding: Introdu	erties of Unfolding, Critical Path, iction to Folding Transformation, Architectures, Folding in Multirate S	Register	CO2
Unit-III	Fast Convo	lution			Periods: 9
		ion, Cook, Toom Algorithm, of Fast Convolution Algorithm b	Winogard Algorithm, Iterated Co by Inspection	onvolution,	CO3
Unit-IV	Systolic Are	chitecture Design			Periods: 9
	lication and 2	0	colic Arrays, Selection of Schedulir ystolic Design for Space Repres	•	CO4
Unit-V	Instructiona	al Activities			Periods: 9
•		es for DSP using CAD tools, rocessing algorithms and archi	Study of Synopsys VCS simulation itectures.	on tool for	CO5
	Periods: 45	Tutorial Periods: -	Practical Periods: -	Total Pe	eriods: 45
		Tutorial Periods: -	Practical Periods: -	Total Pe	eriods: 45
Lecture Reference B 1. Keshal 2. Durges Proces 3. Mahes Transfe	books b K. Parhi. VLSi sh Nandan,Bas sing,Apple Aca h Mehendale, prmations",. Spr	I Digital Signal Processing Sys ant Kumar Mohanty), Sanjeev demic Press,Taylor and Franc Sunil D. Sherlekar, "VLSI ringer US, 2013.	tems, Wiley-Inter Sciences, 2008 V Kumar , VLSI Architecture for cis 2023. Synthesis of DSP Kernels Alg	Signal, Speed gorithmic and	ch, and Imag
Lecture Reference B 1. Keshal 2. Durges Proces 3. Mahes Transfe	books b K. Parhi. VLS sh Nandan,Bas ssing,Apple Aca h Mehendale, prmations",. Spr n Radu Popa, "{	I Digital Signal Processing Sys ant Kumar Mohanty), Sanjeev demic Press,Taylor and Franc Sunil D. Sherlekar, "VLSI ringer US, 2013.	tems, Wiley-Inter Sciences, 2008 V Kumar, VLSI Architecture for cis 2023.	Signal, Speed gorithmic and	ch, and Imac

- 1. https://archive.nptel.ac.in/courses/108/105/108105157
- 2. https://onlinecourses.nptel.ac.in/noc20_ee44/preview
- 3. https://ee.iitpkd.ac.in/node/61
- 4. https://lib.ui.ac.id/detail?id=20410828&lokasi=lokal

and Dr. P. Raja, Chairman - Bos

<u> </u>		Prog	gram Outco	omes (POs)		Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	3	2	1	2	-	1	3	2	-		
2	3	2	1	2	-	1	3	2	-		
3	3	2	1	2	-	1	3	2	-		
4	3	2	1	2	-	1	3	2	-		
5	3	2	1	2	-	1	3	2	-		

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Accomment		Continu	End Semester Examination	Total				
Assessment	CAT 1 CAT 2		Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15 10		5	60	100	



Department	Electronics and Communication Engineering				e: M.Tec									
Semester	III Course Category Code: End Semester Ex PE TE Periods/Week Credit Maximum P23VEE314 L T P C CAM													
Course Code		Pe	riods/W	/eek		Ma		larks						
	P23VEE314	L	Т	Р	С	CAM	ESE	ТМ						
Course Name	High Speed Digital Design	3	0	0	3	40	60	100						
	On completion of the course, the students will	be ab	le to				BT Ma (Highest							
	CO1 Explain the basic transmission concept	s.					K							
Course	CO2 Relate power distribution and noise.						K	3						
Outcome	CO3 Describe the working of signaling circui	ts.					K	3						
	CO4 Illustrate the characteristic of timing cor	nventio	n and s	ynchror	ization.		K	3						
	CO5 Able to determine optimization parameter	ters thr	ough si	mulatior	า.		K	4						
Unit-I	Modelling And Analysis Of Wires						Perio	ds: 9						
	wires, geometry and electrical properties of w	ires. E	Electrica	al mode	els of w	ires.								
•	lines, lossless LC transmission lines, lossy RLC						CO	1						
Unit-II	Power Distribution And Noise						Perio	ds: 9						
	network, local power regulation, IR drops, area bo	ondina.	On-ch	ip bypas	s capac	itors								
	bypass capacitors. Power supply isolation. Noise	-			•		со	2						
supply noise,	crosstalk and inter symbol interference.													
Unit-III	Signaling Convention and Circuits						Perio	ds: 9						
	des for transmission lines, signaling over lumped to													
	ect, driving lossy LC lines, simultaneous bi-direc	tional	signalii	ng term	inations	and	CO	3						
	d receiver circuits.													
Unit-IV	Timing Convention And Synchronization						Perio	ds: 9						
events, open	mentals, timing properties of clocked storage elem loop timing, level sensitive clocking, pipeline ynchronization failure and meta-stability, clock doma	timing,	close	d loop	timing,		со	4						
Unit-V	Instructional Activities		-				Perio	ds: 9						
Simulation usi package paras	ing CAD tools for characterizing wires, crosstalk in sitics	n coup	oled line	es, and	measuri	ng IC	СО	5						
	Periods: 45 Tutorial Periods: -	F	ractica	al Period	ds: -	Tot	al Perio	ds: 45						
Reference B	iooks					.1								
1. William	S. Dally& John W. Paulton, Digital System Enginee	ring, C	ambrid	ge Unive	ersity Pre	ess, 200)8.							
•	n H. Hall, Garrett W. Hall & James A. McCall, High-	•	-	System	Design -	A Han	dbook of							
	nnect Theory and Design Practices, John Wiley & So													
-	n H. Hall & Howard L. Heck, Advanced Signal Integr	rity for	High-S	peed Dig	gital Desi	gns, Jo	hn Wiley	/ &						
Sons, 2			liching	Comerci	01 2004									
4. Masaka	azu Shoji, High Speed Digital Circuits, Addison Wesl	ey Put	Jishing	Compa	iiy, ∠004	•								
	nces pdfcoffee.com/digital-system-engineering-pdf-free.ht	ml												
	dl.icdst.org/pdfs/files3/ba72c65e020de8871cf4c9d09		'59 ndf											
	electronix.org.ru/books/high-speed-digital-design.pdf		oo.pui											
	www.keysight.com/us/en/assets/7123-1074/ebooks/		-End-H	iah-Spe	ed-Diaita	I-Desig	n.pdf							
	Exam, LE – Lab Exam			5	3	3								

Dr. P. Raja, Chairman - Bos

605		Pro	ogram Out	Program Specific Outcomes (PSOs)					
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	3	-
2	2	-	3	3	1	1	3	3	-
3	2	-	3	3	1	1	3	3	-
4	2	-	3	3	1	1	3	3	-
5	2	-	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accessment		Continu	ous Assessment	t Marks (CAM)		End Semester Examination	Total	
Assessment	CAT 1 CAT		Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	15 10		60	100	



Department	Electronics and Communication Engineering	Programme: M.Tech. VLSI & ES							
Semester	III	Cours	: End	End Semester Exam Type: TE					
Course Code		Pe	eriods/W	eek	Credit	Max	imum M	arks	
Course Code	P23VEE315	L	Т	Р	С	CAM	ESE	ТМ	
Course Name	Nanoelectronics	3		-	3	40	60	100	

	On cor	npletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Gain the advanced concepts of quantum theory and Understand the importance of Schrodinger wave equation & its applications	K2
Course	CO2	Building molecular-level devices and systems.	K3
Outcome	CO3	Design of Carbon-based Nano electronics devices and learn the fundamentals of Spintronics.	K3
	CO4	Summarize the types and applications of Nano electronics memories.	K3
	CO5	Able to use the optimization techniques to solve the real world problems	K4

 Unit-I
 Quantum Mechanics, Free And Confined Electrons
 Periods:9

 Origin of Quantum mechanics, Light as a wave and Particle-Electrons as a wave and Particle-wave packets and uncertainity-general postulates of Quantum mechanics- Schrodinger equation- free electrons, electrons confined to a boundary region of space and quantum Numbers, Fermi level and chemical potential, Partial confined electrons, Electrons confined to atoms ,Quantum Dots , Quantum Wells.
 CO1

Unit-II	Phenomenon Of	Electron			Periods:9			
application of	-	structure-Graphene and carbon nb blockade, single Electron Tr Quantum statistics			CO2			
Unit-III	Unit-III Nanowires, Ballistic Transport And Spin Transport							
transport mo	odel, quantum resi	nsport-Ballistic Transport-Electror stance and conductance, origin sport of spin and spintronics			CO3			
Unit-IV	Processing And	Techniques Of Nanomaterials			Periods:9			
	Methods for creating nanostructures –Vapor phase synthesis-liquid phase synthesis-sol-Gel technique- solid state phase synthesis-consolidation of Nanopowders							
Unit-V	Unit-V Instructional Activities							
Simulation-Transfer characteristics of Single level molecule, single Electron Transistor and Field Effect Transistor.								
Lectur	e Periods: 45	Tutorial Poriode:	Practical Poriode:	Tota	Doriode: 15			

1. George W. Hanson, Fundamental of Nanoelectronics, Pearson education.2008.

2. Loutfy.H.Madkour,"Nanoelectronics Materials-Fundamentals of applications"springer,2019

3. Michael A. Nielsen and Isaac L. Chuang, "Quantum Computation and Quantum Information", Cambridge University Press, 2000.

4. Kiyoo Itoh Masashi Horiguchi, Hitoshi Tanaka, Ultra Low voltage nano scale memories. Spl Indian Edition, Springer. Web References

1. onlinelibrary.wiley.com > Materials Science > Analysis/Characterization of nano systems.

2. https://www.fisgeo.unipg.it/luca.gammaitoni/fisinfo/documenti-fisici/Electronics-beyond-nanoscale-cmos.pdf

3. https://scienceinfo.com/nanolithography-definition-techniques/

4. https://www.nanowerk.com/nanoelectronics.php

* TE – Theory Exam, LE – Lab Exam



COs		Program Outcomes (POs) Program Specific Outcomes (POs) (PSOs)							utcomes
	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	3	2	-	2	-	2	-	-
2	2	2	1	-	1	-	2	-	-
3	2	-	1	-	1	-	2	-	-
4	2	1	1	-	2	-	2	-	-
5	2	-	1	-	1	-	2	-	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

ſ	Accordment		Continu	ous Assessment	t Marks (CAM)		End Semester Examination				
	Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks			
	Marks	10		15	10	5	60	100			



	Professional Elective –V (Offered in Semester III)							
SI. No	Course Code	Course Title						
1	P23VEEC06	Edge Computing						
2	P23VEE316	CAD for VLSI Circuits						
3	P23VEE317	Advanced Image Processing						
4	P23VEE318	Hardware Software Co-Design						
5	P23VEE319	Micro-Electromechanical Systems						



	Elec	tronics and Communication Engineering	~			Programme: M.Tech VL Course Category Code: End Seme						
Semester		III		l	PĔ	·		T	TE			
Course Code		P23VEEC06	Pe L	riods/	Wee	ek (P	Credit C	Max CAM	ximum Marks			
		Edge Computing	∟ 3	0		Г 0	3	40				
Course Name		Common to all the M.Tech (EC	-		9 EG	- L	3	40	60	100		
	_					5)			BT Ma	appina		
	On c	ompletion of the course, the students will	be ab	ole to					(Highest Leve			
	CO1	Comprehend concepts on Edge computing	and its	s deplo	yme	ent			K	2		
Course	CO2	Comprehend concepts Edge Computing connectivity	base	d on	sens	sing ar	nd Inte	ernet	ĸ	2		
Outcome	CO3 Identify and describe the key architectural features of Edge Computing and their network								K	2		
	CO4	Conceptualize applications implementing e	dge co	mputir	ng				к	3		
	CO5	Identify and model Edge model using simul	ation t	ool					K	2		
Unit-I	IoT A	nd Edge Computing Definition And Use C	Cases						Peri	ods:9		
Introduction to		Computing Scenario's and Use cases - Edge		outina	ourp	ose an	d defin	ition.				
Edge computir	ng use	cases, Edge computing hardware architectu cation Models - Edge, Fog and M2M.		0					CC	01		
Unit-II	IoT A	rchitecture And Core IoT Modules							Peri	ods:9		
Metcalfe's and	Becks	m,IoT versus machine-to-machine versus, strom's laws, IoT and edge architecture, F										
•		examples-Example use case and deploy ements, Implementation, Use case retrospect	vment,					-	CC)2		
•	Require		vment,					-		02 ods:9		
palliative care, Unit-III Non-IP Based	Require Non- WPAN	ements, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet	vment, tive.	Case IP-Bas	stue	dy – T WPAN	eleme and V	dicine VLAN,	Peri	ods:9		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN	Require Non- WPAN With I	ements, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an	vment, tive.	Case IP-Bas	stue	dy – T WPAN	eleme and V	dicine VLAN,		ods:9		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra	Require Non- WPAN I with I ined Ap	P – 6LoWPAN, IEEE 802.11 protocols an oplication Protocol.	vment, tive.	Case IP-Bas	stue	dy – T WPAN	eleme and V	dicine VLAN,	Peri CC	ods:9 03		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S	Require Non- WPAN I with I ined Ap Security	ements, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an	rity, C	Case IP-Bas AN, Ec	stud ied N lge t	dy – 1 WPAN to Clou y, Softv	eleme and V d Prot vare-D	dicine VLAN, ocols,	Peri CC	ods:9 03 ods:9		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S	Require Non- WPAN I with I ined Ap Security k chain	Pements, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols and plication Protocol. rity In Edge Devices Physical and hardware security, Shell secu	rity, C	Case IP-Bas AN, Ec	stud ied N lge t	dy – 1 WPAN to Clou y, Softv	eleme and V d Prot vare-D	dicine VLAN, ocols,	Peri CC Peri CC	ods:9 03 ods:9		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Edge Principle of Inst	Require Non- WPAN I with I ined Ap Security k chain ge moc tallation	 aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an oplication Protocol. rity In Edge Devices Physical and hardware security, Shell security is and cryptocurrencies in IoT, Government retronal Activities ule to a virtual Linux device. Deploy IoT is of Linux Operating System porting. Use Iot 	rment, tive. cooth. d WLA rity, Cl egulati Edge r	Case IP-Bas AN, Ec ryptogr ons an	stud sed N lge t aphy d int	dy – T WPAN to Clou y, Softv terventi a Wind	and V d Prot vare-D on ows d	dicine VLAN, ocols, efined evice.	Peri CC Peri CC	ods:9 03 ods:9 04 ods:9		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Ed Principle of Ins computing with	Require Non- WPAN I with I ined Ap Security k chain k chain ge moo tallation Raspbe	 aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an oplication Protocol. rity In Edge Devices Physical and hardware security, Shell security and cryptocurrencies in IoT, Government restrictional Activities Iule to a virtual Linux device. Deploy IoT is of Linux Operating System porting. Use IderryPi, 	rity, C egulati Edge r oT edg	Case IP-Bas AN, Ec ryptogr ons an module ge devi	stud ad N lge t ad int ce a	dy – T WPAN to Clou y, Softv terventi a Wind	and V d Prot /are-D on ows d eway.	dicine VLAN, ocols, efined evice. Edge	Peri CC Peri CC Peri	ods:9)3 ods:9)4 ods:9)5		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Edg Principle of Ins computing with Lecture Period	Require Non- WPAN I with I ined Ap Security k chain Ge mod tallation Raspbe ods: 45	 aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an oplication Protocol. rity In Edge Devices Physical and hardware security, Shell security is and cryptocurrencies in IoT, Government retronal Activities ule to a virtual Linux device. Deploy IoT is of Linux Operating System porting. Use Iot 	rity, C egulati Edge r oT edg	Case IP-Bas AN, Ec ryptogr ons an module ge devi	stud ad N lge t ad int ce a	dy – T WPAN to Clou y, Softv terventi a Wind	and V d Prot /are-D on ows d eway.	dicine VLAN, ocols, efined evice. Edge	Perio CC Perio CC Perio	ods:9)3 ods:9)4 ods:9)5		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Ed Principle of Ins computing with Lecture Perio Reference Book 1. Perry Lea 2. Mohiudd and Chal 3. Asoke K 4. Fog and	Require Non- WPAN I with I ined Ap Security k chain Ge moo tallation Raspbe ods: 45 a," IoT a in Ahm llenges" Talukde	 aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an oplication Protocol. rity In Edge Devices Physical and hardware security, Shell security and cryptocurrencies in IoT, Government restrictional Activities Iule to a virtual Linux device. Deploy IoT is of Linux Operating System porting. Use IderryPi, 	rity, Cl cooth. d WLA rity, Cl egulati Edge r oT edg cal Per edition "Secu	Case IP-Bas AN, Ec ryptogr ons an module ge devi riods: , Pack ire Edg	stud lige t aphy d int ce a ce a t, Ma ge C aw H	dy – T WPAN to Clou y, Softv terventi a Wind as a gat arch,202 Computi Hill, 201	and V and V d Prot vare-D on ows d eway. Tc 20 ng: Ap	dicine VLAN, ocols, efined evice. Edge otal Per	Perio CC Perio CC Perio CC iods: 4	ods:9)3 ods:9)4 ods:9)5 5 chnique		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Edge Principle of Inst computing with Lecture Perior Reference Book 1. Perry Lea 2. Mohiudd and Chal 3. Asoke K	Require Non- WPAN I with I ined Ap Security k chain Recurity k chain Raspbe ods: 45 cs a," IoT a in Ahm llenges" Talukde Edge C 2019	aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an pplication Protocol. rity In Edge Devices Physical and hardware security, Shell security s and cryptocurrencies in IoT, Government restrictional Activities ule to a virtual Linux device. Deploy IoT for Linux Operating System porting. Use low erryPi, Tutorial Periods: - Practice and Edge Computing for Architects"-second for ded (Editor), Paul Haskell-Dowland (Editor), CRC press, first edition, August 2021. er and Roopa R Yavagal, "Mobile Computing	rity, Cl cooth. d WLA rity, Cl egulati Edge r oT edg cal Per edition "Secu	Case IP-Bas AN, Ec ryptogr ons an module ge devi riods: , Pack ire Edg	stud lige t aphy d int ce a ce a t, Ma ge C aw H	dy – T WPAN to Clou y, Softv terventi a Wind as a gat arch,202 Computi Hill, 201	and V and V d Prot vare-D on ows d eway. Tc 20 ng: Ap	dicine VLAN, ocols, efined evice. Edge otal Per	Perio CC Perio CC Perio CC iods: 4	ods:9)3 ods:9)4 ods:9)5 5 chnique		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Ed Principle of Ins computing with Lecture Perior Reference Book 1. Perry Lea 2. Mohiudd and Chal 3. Asoke K 4. Fog and January 3	Require Non- WPAN I with I ined Ap Security k chain Ge mod tallation Raspbe ods: 45 in Ahm Ilenges" Talukde Edge C 2019 es	aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an pplication Protocol. rity In Edge Devices Physical and hardware security, Shell security s and cryptocurrencies in IoT, Government restrictional Activities ule to a virtual Linux device. Deploy IoT for for Linux Operating System porting. Use low erryPi, Tutorial Periods: - Practice and Edge Computing for Architects"-second for ded (Editor), Paul Haskell-Dowland (Editor), CRC press, first edition, August 2021. er and Roopa R Yavagal, "Mobile Computing omputing: Principles and Paradigms by Rajk	rity, Cl cooth. d WLA rity, Cl egulati Edge r oT edg cal Per edition "Secu	Case IP-Bas AN, Ec ryptogr ons an module ge devi riods: , Pack ire Edg	stud lige t aphy d int ce a ce a t, Ma ge C aw H	dy – T WPAN to Clou y, Softv terventi a Wind as a gat arch,202 Computi Hill, 201	and V and V d Prot vare-D on ows d eway. Tc 20 ng: Ap	dicine VLAN, ocols, efined evice. Edge otal Per	Perio CC Perio CC Perio CC iods: 4	ods:9)3 ods:9)4 ods:9)5 5 chnique		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Ed Principle of Inst computing with Lecture Perior Reference Book 1. Perry Lea 2. Mohiudd and Chal 3. Asoke K 4. Fog and January Web Reference 1. https://ww	Require Non- WPAN I with I ined Ap Security k chain Ge moot tallation Raspbe ods: 45 a," IoT a in Ahm Ilenges" Talukde Edge C 2019 es ww.yout	aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an pplication Protocol. rity In Edge Devices Physical and hardware security, Shell security s and cryptocurrencies in IoT, Government restrictional Activities ule to a virtual Linux device. Deploy IoT for Linux Operating System porting. Use low erryPi, Tutorial Periods: - Practice and Edge Computing for Architects"-second for ded (Editor), Paul Haskell-Dowland (Editor), CRC press, first edition, August 2021. er and Roopa R Yavagal, "Mobile Computing	rity, Cl cooth. d WLA rity, Cl egulati Edge r oT edg cal Per edition "Secu	Case IP-Bas AN, Ec ryptogr ons an module ge devi riods: , Pack ire Edg	stud lige t aphy d int ce a ce a t, Ma ge C aw H	dy – T WPAN to Clou y, Softv terventi a Wind as a gat arch,202 Computi Hill, 201	and V and V d Prot vare-D on ows d eway. Tc 20 ng: Ap	dicine VLAN, ocols, efined evice. Edge otal Per	Perio CC Perio CC Perio CC iods: 4	ods:9)3 ods:9)4 ods:9)5 5 chnique		
palliative care, Unit-III Non-IP Based TCP/IP, WPAN MQTT, Constra Unit-IV IoT and Edge S Perimeter, Bloc Unit-V Deploy IoT Edg Principle of Ins computing with Lecture Period Reference Book 1. Perry Lea 2. Mohiudd and Chal 3. Asoke K 4. Fog and January Web Reference 1. https://ww 2. http://acl. 3. https://ww	Require Non- WPAN I with I ined Ap Security k chain Recurity k chain Raspbe ods: 45 ods: 45 a," IoT a in Ahm llenges" Talukde Edge C 2019 es ww.yout	aments, Implementation, Use case retrospect IP Based And IP-Based Wpan ;802.15 standards, Zigbee, Z-wave, Bluet P – 6LoWPAN, IEEE 802.11 protocols an pplication Protocol. rity In Edge Devices Physical and hardware security, Shell security s and cryptocurrencies in IoT, Government rest and cryptocurrencies in IoT, Government rest of Linux Operating System porting. Use to a virtual Linux device. Deploy IoT E of Linux Operating System porting. Use to arryPi, Tutorial Periods: - Practice and Edge Computing for Architects"-second ted (Editor), Paul Haskell-Dowland (Editor), CRC press, first edition, August 2021. er and Roopa R Yavagal, "Mobile Computing omputing: Principles and Paradigms by Rajk rube.com/watch?v=8WBPcfjftyw	rity, Cl cooth. d WLA rity, Cl egulati Edge r oT edg cal Per edition "Secu	Case IP-Bas AN, Ec ryptogr ons an module ge devi riods: , Pack ire Edg	stud lige t aphy d int ce a ce a t, Ma ge C aw H	dy – T WPAN to Clou y, Softv terventi a Wind as a gat arch,202 Computi Hill, 201	and V and V d Prot vare-D on ows d eway. Tc 20 ng: Ap	dicine VLAN, ocols, efined evice. Edge otal Per	Perio CC Perio CC Perio CC iods: 4	ods:9)3 ods:9)4 ods:9)5 5 chnique		



COs	Program Outcomes (POs)							Program Specific Outcomes (PSOs)			
000	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	3	2	1	-	2	-	1	3	1		
2	3	2	1	-	2	-	1	3	1		
3	3	2	1	-	2	-	1	3	1		
4	3	2	1	-	2	-	1	3	1		
5	3	2	1	-	2	-	1	3	1		

Evaluation Method

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Assessment		Contin		End Semester	Total Marks			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	i otal marks	
Marks	10		rks 10 15 10 5		5	60	100	



Department	Electronics and Communication Engineering	Programme: M.Tech. VLSI & ES						
Semester	III	Course Category Code: End Semester Exam PE TE					n Type	
Course Code		Periods/Week			Credi	t Max	imum N	larks
	P23VEE316	L	Т	P	C	CAM	ESE	ТМ
Course Name	CAD for VLSI Circuits	3		3	40	60	100	

	On co	BT Mapping (Highest Level)	
	CO1	Knowledge On VLSI Design Methodologies & CAD Tools.	K3
Course	CO2	Analyze The Design Trade Off In Various Partitioning And Placement In VLSI Design Automation.	K2
Outcome	CO3	Solve The Performance Issues In Circuit Layout.	K3
	CO4	Analyze The Problem Formulations For Clock-Tree And Timing Performance Constraints	K3
	CO5	Demonstrate Different Levels Of Simulation And Synthesis In VLSI Circuits	K4

Unit-I	VLSI Design Meth	odologies And Algorithms			Periods:9
Terminology of	Graph Theory, Comp	ain, methods and Technolog utational Complexity, Graph and Bound, local Search, , Ta	Algorithms, Tractable and	Intractable	CO1
Unit-II	Partitioning & Pla	ement		l	Periods:9
Extensions of the algorithm. Place	e Kernighan-Lin Algo ement –Optimization	tion goal ,Partitioning Algor rithm, Fiduccia-Mattheyses (l Objectives- Global Place dern Placement Algorithms, L	⁻ M) Algorithm, Goldberg an ment, Min-Cut Placement	id Burstein t, Analytic	CO2
Unit-III	Routing				Periods:9
Constraint Gra		le-Net Routing - Full-Netlis ting Algorithms - Switchbo ting.			CO3
Unit-IV	Trees And Timing	Closure		l	Periods:9
Routing - Moder Timing Analysis Bounded-Radiu	n Clock Tree Synthe and Performance Co s, Bounded-Cost Alg	Concepts in Clock Networks, sis, Zero Global Skew, Clock onstraints - Timing-Driven Pla orithm, Prim-Dijkstra Tradeo ormance-Driven Design Flow	Tree Buffering. cement - Timing-Driven Ro ff - Physical Synthesis, Ga	outing, The	CO4
Unit-V	Instructional Activ	ities			Periods:9
Simulation – Ga logic Synthesis.	te level modeling – S	witch level modeling- Combin	ational Logic Synthesis -Tw	vo level	CO5
Lecture	Periods: 45	Tutorial Periods: -	Practical Periods: -	Total Period	ls: 45
Reference Boo	oks				
1. Andrew	B. Kahng, Jens Lien	g, Igor L. Markov and Jin H	u "VLSI Physical Design: F	From Graph Par	titioning to

- Timing Closure", 2022.
- 2. Sahib H.Gerez, "Algorithms for VLSI design automation", John Wiley & Sons John Wiley & Sons, 2006.
- 3. Naveed A. Sherwani "Algorithm for VLSI Physical Design Automation", 3rd Edition, Springer, 2012.Sung Kyu Lim, "Practical Problems in VLSI Physical Design Automation", Springer, 2008.
- 4. ChristophnMeinel& Thorsten Theobold, "Algorithm and Data Structures for VLSI Design",1st Edition, Kluwer Academic Publisher, 2002.

Web References

- 1. https://www.ifte.de/books/eda
- 2. https://vast.cs.ucla.edu/software
- 3. https://www.scribd.com/doc/154485696/CAD-for-VLSI-Algorithms-for-VLSI-Design-Automation-by-Gerez
- 4. https://archive.nptel.ac.in/courses/106/106/106106088/

* TE – Theory Exam, LE – Lab Exam



COs			rogram Out	comes (PO	s)		Program	Specific O (PSOs)	utcomes
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	2	2	3	-	1	2	-	1
2	2	2	2	3	-	1	2	-	1
3	2	2	2	3	-	1	2	-	1
4	2	2	2	3	-	1	2	-	1
5	2	2	2	3	2	1	2	2	1

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Accoment		Continu	ous Assessmen	t Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100



Department	Electro	onics and Communication Engineering			gramme:				
Semester		III	Course (PE	-		7	ГЕ	
Course Code		P23VEE317		iods/W	· T	Credit		ximum N	7
			L	T	P	C	CAM		TM
Course Name		Advanced Image Processing	3	-	-	3	40	60	100
	On co	ompletion of the course, the students w						BT Ma (Highes	
	CO1	Understand advanced concepts and tech	•	<u> </u>	•	<u> </u>		K	2
Course Outcome	CO2	Apply advanced image processing a segmentation, and feature extraction. Analyze and evaluate various image tran	-		-				(3
Outcome	CO3	Design and implement deep learning-b		-		-	-	n	2
	CO4	tasks.	aseu ap	JIUach		naye ai	1019515	ĸ	4
	CO5	Apply state-of-the-art image processing problems	algorithm	s and	tools to s	solve co	mplex	К	(3
UNIT-I	Digital	Image Fundamentals						Peri	ods:9
image process	of Ima ing syste on in the	ge, pixels, Fundamentals in digital imagem, Elements of Digital Image, Processing Eye, Image Sampling and Image Quant	ig systen	ns, Stru	ucture of	f the Ηι	ıman,	CC	
UNIT-II		Enhancement and Restoration						Peri	ods:9
Sharpening - S	nsformat Spatial F models	tions, Histogram Modification Technique iltering – Frequency Domain Filtering. Ima , its restoration and periodic Nosie i	age Degr	adatior	/Restora	ation Pro	ocess	CC	
UNIT-III		Segmentation and Recognition						Peri	ods:9
Detection of D Segmentation	scontinu - Morpho and use	ities – Edge Linking and Boundary Detec ology operations. Pattern classification - C for scene analysis and image understand	Clustering) and N	latching	- Know	ledge	CC	
UNIT-IV		n Recognition						Peri	ods:9
Patterns and Decision making Measures, Nor decision bound	Pattern o ng – Op n-Paramo laries – J	classes – Decision Theoretic Methods - otimum Statistical Classifiers – 2-D & n etric decision making: Single & K- Neare Adaptive discriminant functions – SVM cla clustering - K means Algorithm – Iso data a	-D Decis st neight assificatio	sion bo por clas pn – Cl	oundaries ssificatio	s [`] – Dis n – Ada	tance aptive	CC	
UNIT-V		ctional Activities						Peri	ods:9
Simulation on equalization us		Enhancement, Segmentation, Image F	Restoratio	on and	perfor	m histo	gram	cc)5
Lectu	re Perio	ds: 45 Tutorial Periods: -	Prac	tical P	eriods:	-	Total	Periods	;: 45
USA., 20 2. "Deep Le 3. Anil K. Ja 4. Ian Good Web Reference 1. https://nj	mage Pro 18. earning" ain, Fund dfellow, N es otel.ac.in	ocessing" By Rafael C. Gonzalez And Ricl By Ian Goodfellow, Yoshua Bengio, Aaron damentals Of Digital Image Processing, 1s /oshua Bengio, Aaron Courville, "Deep Le /courses/117/105/117105079/	Courville t Edition, arning," N	e, MIT Pearso MIT Pre	Press, 20 on India, ess, 2016	016. 2015. 3.	rson Ec	lucation	, ,
3. http://ww	/w.vssut. hodhgan	uva.nl/r.vandenboomgaard/IPCV20172018 ac.in/lecture_notes/lecture1423722885.pd ga.inflibnet.ac.in/bitstream/10603/152244/ - Lab Exam	lf			ו 			



Dr. P. Raja, Chairman - Bos

COs		Pr	ogram Out	comes (PC)s)		Program	n Specific O (PSOs)	utcomes
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	-	2	2	-	-	1	-	2
2	3	-	2	2	-	-	1	-	2
3	3	-	2	2	-	-	1	-	2
4	3	-	2	2	-	-	1	-	2
5	3	-	2	2	3	-	1	3	2

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accomment		Continue	ous Assessment	t Marks (CAM)		End Semester Examination	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100



Department	Electron	ics and Communication Engineering			e: M.Tec			
Semester		111	Course Categ PE	-			ES	
Course Code		P23VEE318	Periods/We		Credit	· · ·		····?
Course Name		Hardware Software Co-Design	L T 3 0	Р0	C 3	CAM 40	ESE 60	TM 100
			<u>-</u>					·
	On com	pletion of the course, the students will	be able to				BT Ma (Highes	
P	CO1	Understand Hardware software synthe	sis algorithms.				K	2
Course	CO2	Synthesize System Communication inf	rastructure				K	3
Outcome	CO3	Design the compiler development envi	ronment				K	3
•	CO4	To optimize Hardware and Software C	ode design				K	2
	CO5	Implement the cosyma system and lyc	os system.				K	4
UNIT-I	Co- Des	ign Models:					Peric	ods: 9
Algorithms: Ha system co-syn	rdware so thesis.Cor	hitectures, Languages, A Generic Co-o oftware synthesis algorithms: hardware neurrency coordinating concurrent com mentation verification, verification tools, ir	 software pa putations, inter 	rtitionir facing	ng distri	buted	co)1
UNIT-II	Prototyp	bing And Emulation:					Peric	ods: 9
in emulation infrastructure. infrastructure,	and prot Target Arc Farget Arc	n techniques, prototyping and emulation otyping architecture specialization te chitectures: Architecture Specialization t hitecture and Application System classes Data dominated systems (ADSP21060, 1	chniques, syst echniques, Sys s, Architecture fo	em co tem Co or conti	ommunic ommunic ol domii	ation: ation	со	12
UNIT-III	Compila	tion Techniques					Peric	ods: 9
		tectures, embedded software developme a compiler development environment.	ent needs, comp	oilation	technolo	ogies,	co	3
UNIT-IV	Synthes	is And Optimization					Peric	ods: 9
Hardware/softw		vare representations, Hardware/so nesis methodologies. Current hardwa or hardware/software code sign.			techni gn rese		CO)4
UNIT-V	Instructi	ional Activities					Perio	ods: 9
		esentation for system level synthesis, sy sign-II: Heterogeneous specifications and				ages,	со)5
Lecture	e Periods:	: 45 Tutorial Periods: -	Practical Pe	eriods:	-	Tota	l Periods	:: 45
2. Kluwer, " 3. M.J.S.Sn	taunstrup, Hardware nith, "Appl	Wayne Wolf, "Hardware / Software Co- / Software Co- Design Principles And Pra lication-Specific Integrated Circuits",(199 n Teich, Handbook Of Hardware/Software	actice", Academ 7). Addison Wes	ic Publi sley.	shers,20		ger, 2009.	
Web Referenc	es			-				
2. https://w	ww.cs.ccu.	ourses/106105159 .edu.tw/~pahsiung/courses/soc/notes/So(I.ac.in/courses/106/103/106103182/	C_Design_Flow_	_Tools_	_Codesi	gn.pdf		
		el.ac.in/content/storage2/courses/108105	057/Pdf/Lesson	-1.pdf				
TE – Theory Ex	kam, LE –	Lab Exam						

Map Dr. P. Raja, Chairman - Bos

600		Progra	am Outcom	nes (POs)		Program S	Specific Outo	comes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	2	1	2	-	1	3	3	-
2	2	2	1	2	-	1	3	3	-
3	2	2	1	2	-	1	3	3	-
4	2	2	1	2	-	1	3	3	-
5	2	2	1	2	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

		Continu	ous Assessment	t Marks (CAM)		End Semester	Total
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks
Marks	10		15	10	5	60	100



Department	Electronics and Communication Engineering		F	Program	mme: M.	Tech V	LSI & ES	
Semester	111	Соι	urse C	ategor PE	y Code:	End Sem	nester Exa TE	am Type:
Course Code		Per	iods/V	Veek	Credit	Ma	kimum Ma	arks
Course Coue	P23VEE319	L	Т	Ρ	С	CAM	ESE	ТМ
Course Name	Micro Electro Mechanical Systems	3	0	0	3	40	60	100

	On co	mpletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Understand the fabrication techniques in MEMS technology.	K2
Course	CO2	Find suitable applications of MEMS sensors and actuators working based on the applications	K3
Outcome	CO3	Express the different fabrication methods used of MEMS technology.	K2
	CO4	Apply knowledge and use design tools with appropriate skill	K2
	CO5	Solve the integration issues in mechanical and electrical micro system components.	K4

UNIT-I	Micro fabrication			Periods: 9
		terials – Review of Electrical and Me and strain analysis– Flexural beam		CO1
UNIT-II	Sensors And Actuators			Periods: 9
Comb drive de Thermal resist sensors – Pie:	evices – Thermal Sensing a ors – Applications – Magnet coresistive sensor materials	citors – Applications – Inter digitated nd Actuation – Thermal expansion – c Actuators – Micro magnetic compo - Stress analysis of mechanical eleme	– Thermal couples – onents. Piezoresistive	CO2
Inertia, Tactile	and Flow sensors			
	Micromachining			Periods: 9
UNIT-III Silicon Anisotr Deep Reactior Basic surface	Micromachining opic Etching – Anisotrophic Ion Etching (DRIE) – Isotro micromachining processes	Wet Etching – Dry Etching of Silicon pic Wet Etching – Gas Phase Etchar – Structural and Sacrificial Materia nethods – Assembly of 3D MEMS – Fo	nts – Case studies – Ils – Acceleration of	Periods: 9 CO3
UNIT-III Silicon Anisotr Deep Reactior Basic surface sacrificial Etch	Micromachining opic Etching – Anisotrophic Ion Etching (DRIE) – Isotro micromachining processes	pic Wet Etching – Gas Phase Etchar – Structural and Sacrificial Material nethods – Assembly of 3D MEMS – Fo	nts – Case studies – Ils – Acceleration of	Periods: 9 CO3 Periods: 9
UNIT-III Silicon Anisotr Deep Reactior Basic surface sacrificial Etch UNIT-IV Polymers in M Fluorocarbon	Micromachining ppic Etching – Anisotrophic Ion Etching (DRIE) – Isotro micromachining processes – Striction and Antistriction n Polymer And Optical ME EMS– Polimide - SU-8 - Liq	pic Wet Etching – Gas Phase Etchar – Structural and Sacrificial Material methods – Assembly of 3D MEMS – Fo MS: uid Crystal Polymer (LCP) – PDMS – n, Pressure, Flow and Tactile sensor	nts – Case studies – Ils – Acceleration of bundry process. PMMA – Parylene –	CO3
UNIT-III Silicon Anisotr Deep Reactior Basic surface sacrificial Etch UNIT-IV Polymers in M Fluorocarbon	Micromachining ppic Etching – Anisotrophic Ion Etching (DRIE) – Isotro micromachining processes – Striction and Antistriction n Polymer And Optical ME EMS– Polimide - SU-8 - Liq Application to Acceleration	pic Wet Etching – Gas Phase Etchar – Structural and Sacrificial Material methods – Assembly of 3D MEMS – Fo MS: uid Crystal Polymer (LCP) – PDMS – n, Pressure, Flow and Tactile sensor	nts – Case studies – Ils – Acceleration of bundry process. PMMA – Parylene –	CO3 Periods: 9 CO4
Silicon Anisotr Deep Reactior Basic surface sacrificial Etch UNIT-IV Polymers in M Fluorocarbon Lenses and Mi UNIT-V Implement Mic	Micromachining ppic Etching – Anisotrophic Ion Etching (DRIE) – Isotro micromachining processes – Striction and Antistriction n Polymer And Optical ME EMS– Polimide - SU-8 - Liq Application to Acceleration rrors – Actuators for Active C Instructional Activities	pic Wet Etching – Gas Phase Etchar – Structural and Sacrificial Material methods – Assembly of 3D MEMS – For MS: uid Crystal Polymer (LCP) – PDMS – a, Pressure, Flow and Tactile sensor ptical MEMS. o strip antennas – design parameters	nts – Case studies – lls – Acceleration of bundry process. PMMA – Parylene – rs- Optical MEMS –	CO3 Periods: 9

1. Chang Liu, 'Foundations of MEMS', Pearson Education Inc., 2006.

2. Varadan, V. K., Jose, K. A., Vinoy, Kalarickaparambil Joseph, "RF MEMS and their Applications", Chichester,

3. England ; Hoboken, NJ : John Wiley, 2014.

4. Dirk Zielke Microsystems: Micro-Electro-Mechanical Systems, CreateSpace Independent Publishing Platform, 2016

Web References

1. https://www.google.co.in/books/edition/_/8DhINx5IkNAC?hl=en&gbpv=

- https://www.google.com/search?tbm=bks&q=Chang+Liu%2C+%E2%80%98Foundations+of+MEMS%E2%80%99 %2C+Pearson+Education+Inc.%2C+2006
- 3. https://www.google.co.in/books/edition/Radio_Frequency_Micromachined_Switches_S/e1OWDwAAQBAJ?hl=en&g bpv=1&dq=G.M.Rebeizhttps://books.google.co.in/books?id=g0v3r6WNaBkC&printsec=frontcover&dq=Mohamed+G ad-el-,+editor



4. https://books.google.co.in/books?id=20j7IaDKIOUC&printsec

* TE – Theory Exam, LE – Lab Exam

COs/POs/PSOs Mapping

COs		Pro	ogram Outco	omes (POs)		-	Program	n Specific ((PSOs)	utcomes	
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	1	-	2	2	-	-	1	3	3	
2	1	-	2	2	-	-	1	3	3	
3	1	-	2	2	-	-	1	3	3	
4	1	-	2	2	-	-	1	3	3	
5	1	-	2	2	3	-	1	3	3	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

1	cocomont		Continuous Assessment Marks (CAM) End Semester Examination							
A5:	sessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks		
	Marks	10		15	10 5		60	100		



		PROFESSIONAL ELECTIVE COURSES
	Prof	fessional Elective–VI (Offered in Semester III)
SI. No	Course Code	Course Title
1	P23VEE320	Smart Technologies for Pervasive Computing
2	P23VEE321	Robotics and Automation
3	P23VEE322	Semiconductor Devices and Modeling
4	P23VEE323	VLSI for Wireless Communication
5	P23VEE324	RISC Processor Architecture and Programming



Department	Electr	onics and Communication Engineering			Progra	amme: M	.Tech. VLS	SI & ES	
Semester		III	Co	urse C	atego PE	ry Code:	End Sem	ester Exa TE	am Type
Course Code		P23VEE320	Per	iods/V	Veek	Credit	Max	imum Ma	arks
Course Code		PZ3VEE3ZU	L	Т	Р	C	CAM	ESE	ТМ
Course Name	e Smart	Technologies for Pervasive Computing	3	0	0	3	40	60	100
	On co	mpletion of the course, the students will							apping st Level)
•	CO1	Narrate different modulation schemes and				•			(2
Course Outcome	CO2	Demonstrate the Transmitter Architecture					ſ	K	(3
Outcome	CO3	Interpret about Receiver Architecture and	low n	oise a	mplifie	r design		K	(3
	CO4	Design of Phase/Frequency Processing C	ompo	onents				K	(2
	CO5	Simulation of VLSI Circuit design using va	rious	simula	ation to	ols		K	(5
UNIT-I	Modu	lation Schemes						Peri	ods: 9
noise-Wireles	s Chann	schemes- BASK-QPSK-OQPSK- Classica et-Multi path Fading-Review of spread spec row and wide-band interference - Impedance	ctrum	& its t				CC) 1
		mitter Architecture	omat	orning				Peri	ods: 9
RC- single e	nded LC-	design philosophy –Direct Conversion- Qua RC with differential stages- divider based Class A, AB/B/C/E amplifiers.						CC)2
UNIT-III	1	ver Architecture						Peri	ods: 9
		Heterodyne architectures - Filter Design - _NA impedance matching- core amplifier- (CC)3
UNIT-IV	Phase	/Frequency Processing Components						Peri	ods: 9
	requency	synthesizer- phase detector- dividers- (order filters- design approaches- DECT Appl			Loop	filter- fi	rst-order,	CC)4
UNIT-V	·····	ctional Activities	loatio	•••				Peri	ods: 9
		ion schemes in AWGN channel, Basic FH n, LNA Implementation	ISS a	and D	SSS, ⁻	Fransmitt	er design	co)5
	Periods	······	Pra	ctical	Perio	ds: -	Total F	Periods:	45
Reference B									
 Andrea Behza Xiaodo 	as F.Molis dRazavi, ong Wan	VLSI for wireless Communication", Springer sch, "Wideband wireless Digital Communica "Design of Analog CMOS Integrated Circuit g and H. Vincent Poor, "Wireless Comm rson Education. 2004.	tion", s" Mo	Prenti Graw-	ice Ha Hill, 20	II PTR, 20 016.		iques fo	r Signal
Web Referer	·····								
1. https://	archive.r	ptel.ac.in/courses/117/102/117102062/							
2. https://	nptel.ac.	in/courses/106/106/106106167/							
		.com/Advanced%20Topics%20in%20Digita	I%20	Signal	S				
4. www.n	ptelvideo	s.in/2012/12/wireless-communication.html							

Map Dr. P. Raja, Chairman - Bos

COs		Pr	ogram Out	comes (PC)s)	-	Program Specific Outcon (PSOs)				
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2	-	3	3	1	1	3	3	-		
2	2	-	3	3	1	1	3	3	-		
3	2	-	3	3	1	1	3	3	-		
4	2	-	3	3	1	1	3	3	-		
5	2	2	3	3	2	1	3	3	-		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		Continuous Assessment Marks (CAM)		End Semester Examination	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks	
Marks	10		15	10	5	60	100	



Department	Electronic	s and Communication Engineering				ne: M.Teo			
Semester		III		PE	E		·•	TE	
Course Code		P23VEE321		riods/W		Credit	·+·····		
			L	Т	P	С	CAM		ТМ
Course Name		Robotics And Automation	3	0	0	3	40	ster Exam TE ximum Ma ESE 60 BT Map (Highest L K2 K3 K3 K2 K4 Period CO1 Period CO2 Period CO3 Period CO3 Period CO4 Period	100
	On com	pletion of the course, the students w	ill be ab	ole to					
	CO1	Explain the fundamentals of robotics	and its	compo	onents.				
Course	CO2	CO2 Ability to apply spatial transformation to obtain forward kinematics equation of robot manipulators.							3
Outcome	CO3	Demonstrate an ability to generate jo	oint traje	ctory f	or motio	n plannin	g	K	3
	CO4	Understand the application of Robot	s and its	s opera	tions.	-	-	K	2
	CO5	Develop simple robot control system and action.	ning,	K3 K2 K4 Periods: CO1 Periods: CO2 Periods: CO3 Periods: CO4					
UNIT-I	Debet M							Daria	da. 0
•••••		echanical Structure Robots components-Degrees of free	dom-Ro	nhot in	oints- co	ordinate	s -	Perio	as: 9
Reference frai	mes-works	pace - actuators-sensors- Position, v and touch sensors-proximity and ran	elocity	and a	ccelerati	on senso	ors-	CO	1
UNIT-II	Robot A	rm Kinematics						Perio	ds: 9
	- homoge	matics - rotation matrices - composit eneous transformation - Denavit Hatte						со	2
UNIT-III		rm Dynamics						Perio	ds: 9
	uler formu	lation, joint velocities - kinetic energ	y - pot	tential	energy	and mot	ion		
UNIT-IV	Robot A	oplications						Perio	ds: 9
handling transf	er applicat	chine Loading / Unloading - Generations - Machine loading and unloading. Spot welding - Continuous arc welding						со	4
UNIT-V		onal Activities						Perio	ds: 9
Design and de simulation with	•	ptic arm, Line follower models, Mobile	Robo a	and A	erial rob	ot, Robo	tics	со	5
	Periods:4	5 Tutorial Periods: -	Prac	ctical F	Periods:	-	Total	Periods	:45
Reference Bo	oks					Ł			
 Saeed B. S.R. Deb 	Niku,"Intro , "Robotics D. Klafter,	lagrath, "Robotics and Control", Tata M oduction to Robotics", Pearson Educatio Technology and flexible automation", Thomas .A, ChriElewski, Michael Negi	on, 2002 Tata Mc	2. :Graw-	Hill Educ	ation., 20	009.	Approa	ch", P
	. ZUU9.								
Learning	ces								
Learning. Web Reference		m.ac.in							
Learning. Web Reference 1. http://ww	ces vw.nptel.iiti vw.ocw.mit								
Learning. Web Reference 1. http://wv 2. http://wv	vw.nptel.iit vw.ocw.mit								

thep Dr. P. Raja, Chairman - Bos

COs		Pr	ogram Out	comes (PC)s)	-	Program	ram Specific Outcomes (PSOs)		
005	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2	-	3	3	1	1	3	-	3	
2	2	-	3	3	1	1	3	-	3	
3	2	-	3	3	1	1	3	-	3	
4	2	-	3	3	1	1	3	-	3	
5	2	2	3	3	2	1	3	-	3	

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Assessment		Continu		End Semester Examination	Total		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100



Department	Electronics an	d Communication Engineering			Prog	ramme: N	1.Tech V	LSI & ES	
Semester		III	Co	ourse (Catego PE	ry Code:	End Se	mester E	xam Type:
Course Code		P23VEE322	Pe	eriods/	Week	Credit		aximum N	
		. 20722022	L	T	P	C	CAM	ESE	ТМ
Course Name	Semicondu	ictor devices and Modeling	3	0	0	3	40	60	100
Course	CO1 Describ	of the course, the students wi e the various Transport in Semico ance of the device.	ondu	ctor ar	nd their	impact or	ו	(Highe	/lapping est Level) K3
Outcome	CO3 Analyze	the various characteristics of Junt the BJT at High Frequencies the device level characteristics c							K2 K3
		anding the Modelling of semicon							K2 K3
UNIT-I	Charge Transr	ort in Semiconductors						Pe	riods: 9
Density Equatio	Materials, Carrien ns, Einstein's rela	Concentration, Carrier Drift, C ation Connecting μ and D, Gene mission, Tunnelling, Ballistic Tra	eratio	n and	Recor	mbination			:01
UNIT-II	Junction Devic							Pe	riods: 9
	of PN junctions	librium, PN junction under app , Transient analysis, Applicatio					-		02
UNIT-III	Bipolar Device	S						Pe	riods: 9
Equivalent Circu	iit, Design of Hig	oll Model, Operation of the BJT h Frequency Transistors- Secon erojunction Bipolar Transistors.		-	•		-	1	:03
UNIT-IV	Field-Effect Tra	ansistors						Pe	riods: 9
Threshold voltag	•	MESFET, HEMT), MOS Band harges, MOSFET I-V, gradual c S		0				· · ·	:04
UNIT-V	Instructional A	ctivities						Pe	riods: 9
Simulation a mo	dels for Semicon	ductor Devices: MOSFET, PN dic	ode a	nd BJ	Т			C	:05
Lecture P	eriods: 45	Tutorial Periods: -		Pract	ical Pe	eriods: -	Т	otal Perio	ods: 45
India Pvt 2. P. Bhatta 3. J P Colli 4. S.M.Sze Web Reference 1. https://c	DasGupta and Ar t. Ltd, 2004 acharya, Semicor nge, C A Collinge e, Kwok.K. NG, "P ces onlinecourses.npto	nitava DasGupta, " Semiconductor iductor Optoelectronics Devices, , "Physics of Semiconductor devi hysics of Semiconductor devices" el.ac.in/noc23_ee35/preview Books/BookDetail/978812032398	2nd l ces" ', Spi	Editior Spring ringer,	n, PHI, 2 ger, 200 2006.	2009. 02.			
3. https://v	www.comsol.com/	support/learning-center/article/Int n/books/about/SEMICONDUCTO	rodu	ction-t	o-Simu	lating-Ser	niconduc	tor-Devic	es-50011

4. https://books.google.co.in/books/about/SEMICONDUCTOR_DEVICES.html?id=PlaC-M50GTUC&redir_esc=y
* TE – Theory Exam, LE – Lab Exam

lage Dr. P. Raja, Chairman - Bos

COs		Pi	rogram Out	comes (PO	s)		Program	tcomes	
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	1	-	-	-	-	3	-	3
2	1	-	2	-	-	-	3	-	3
3	2	-	1	-	-	-	3	-	3
4	-	-	-	-	1	-	3	-	3
5	2	-	2	1	1	-	3	-	3

Correlation Level: 1 - Low, 2 - Medium, 3 – High

Evaluation Method

Assessment		Continu		End Semester Examination	Total		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100



_	Electro				e: M.Te					
Semester		III		PE		de: En	r	TE	xam Type	
Course Code		P20VEE323	Perio	ods/We	ek	Credit	Ma	T	Marks	
			L	Т	P	С	CAM	ESE	ТМ	
Course Name	e V	/LSI for Wireless Communication	3	0	0	3	40	60	100	
	On com	pletion of the course, the students will b	e able to						apping st Level)	
	CO1	Narrate different modulation techniq transmission	ues and	d its	comp	onents		÷		
Course	CO2	Demonstrate the receiver Architecture for	r wireless	comm	nunicati	on		ł	{ 3	
Outcome	CO3	Interpret the concepts of low noise Ampli	fiers & m	xers				ł	K 3	
	CO4	Explain the concepts of Analog to digital	Converte	rs & m	ixers			ł	న2	
	CO5	Understand the concepts of the V Communication	/LSI Are	chitect	ure fo	r wire	less	ł	≺5	
UNIT-I	Introduc	tion						Peri	ods: 9	
		schemes- BASK-QPSK-OQPSK- Clas	ssical C	hannel	-Additi	/e Wh	ite			
Gaussian no	ise-Wirele s types-Pe	erformance in the presence of noise-narro	ath Fadi	ng-Rev	view c	f spre	ad	C	01	
UNIT-II	-	er Architecture						Peri	ods: 9	
Selection Filte Harmonic Dis	er - Image stortion -	eneral Design Philosophy- Heterodyne arc Rejection Filter - Channel Filter - Non ide Inter-modulation - Cascaded Nonlinear	alities an	d Desi	ign Par	ameter	s -	C	02	
	ise ridule		-							
UNIT-III		- Design of Front end parameter for DECT bise Amplifiers & Mixers	-					Perie	ods: 9	
UNIT-III Low Noise Ar Design - Narr Qualitative De Distortion in I	Low No mplifier - I rowband L escription Jnbalance	- Design of Front end parameter for DECT	ng for Po plifier De - Distort	ower - sign B ion - S	Widel alancir Switchi	band LN g Mixe ng Mixe	NA r - er-		ods: 9 O3	
UNIT-III Low Noise Ar Design - Narr Qualitative De Distortion in U Sampling Mixe	Low No mplifier - I rowband L escription Jnbalance er	- Design of Front end parameter for DECT bise Amplifiers & Mixers Matching for Noise and Stability - Matchir NA - Salient features of LNA -Core Am of the Gilbert Mixer - Conversion Gain ed Switching Mixer - Conversion Gain in	ng for Po plifier De - Distort	ower - sign B ion - S	Widel alancir Switchi	band LN g Mixe ng Mixe	NA r - er-	C	03	
UNIT-III Low Noise Ar Design - Narr Qualitative De Distortion in U Sampling Mixe UNIT-IV Delta Modula ADC -Passive Frequency Sy	Low No mplifier - I rowband L escription Jnbalance er Analog tors - Low Low Pass nthesizer-	 Design of Front end parameter for DECT Dise Amplifiers & Mixers Matching for Noise and Stability - Matchire NA - Salient features of LNA -Core Among the Gilbert Mixer - Conversion Gain in Switching Mixer - Conversion Gain in to Digital Converters & Synthesizer Pass Sigma Delta Modulators - High Orders Sigma Delta Modulators - Phase De 	ng for Po plifier De - Distort Unbaland r Modula	ower - sign B ion - S ced Sv tors - C Aodula	Wideł alancir Switchi vitching Dne Bit tors - F	pand Lt g Mixe ng Mixe Mixer DAC a PLL bas	NA r - er- - nd ed	Co Perio		
UNIT-III Low Noise Ar Design - Narr Qualitative De Distortion in U Sampling Mixe UNIT-IV Delta Modula ADC -Passive	Low No mplifier - I rowband L escription Jnbalance er Analog tors - Low Low Pass nthesizer- e Detector	 Design of Front end parameter for DECT Dise Amplifiers & Mixers Matching for Noise and Stability - Matchire NA - Salient features of LNA -Core Among the Gilbert Mixer - Conversion Gain in Switching Mixer - Conversion Gain in to Digital Converters & Synthesizer Pass Sigma Delta Modulators - High Orders Sigma Delta Modulators - Phase De 	ng for Po plifier De - Distort Unbaland r Modula na Delta N	ower - sign B ion - S ced Sv tors - C Aodula	Wideł alancir Switchi vitching Dne Bit tors - F	pand Lt g Mixe ng Mixe Mixer DAC a PLL bas	NA r - er- - nd ed	C(Perio	03 ods: 9	
UNIT-III Low Noise Ar Design - Narr Qualitative De Distortion in U Sampling Mixe UNIT-IV Delta Modula ADC -Passive Frequency Sy - Digital Phase UNIT-V Implementatio Next generati	Low No mplifier - I rowband L escription Jnbalance er Analog tors - Low Low Pase nthesizer- e Detector Detector Instruct on CDMA	 Design of Front end parameter for DECT Dise Amplifiers & Mixers Matching for Noise and Stability - Matching NA - Salient features of LNA -Core Amplifier of the Gilbert Mixer - Conversion Gain in to Digital Converters & Synthesizer Pass Sigma Delta Modulators - High Ordet s Sigma Delta Modulator - Band pass Sigma Voltage Controlled Oscillators - Phase Dets. 	ng for Pc plifier De - Distort Unbaland r Modula na Delta M tector - A	ower - sign B ion - S ced Sv tors - (Aodula nalog	Widek alancir Switching vitching Dne Bit tors - F Phase sign Iss	pand LN g Mixe ng Mixer Mixer DAC a PLL bas Detecto	NA r - er- - nd ed ors	Ci Perio Ci Perio	03 ods: 9 04	
UNIT-III Low Noise Ar Design - Narr Qualitative De Distortion in U Sampling Mixe UNIT-IV Delta Modula ADC -Passive Frequency Sy Digital Phase UNIT-V Implementatio Next generati Frequency Sy	Low No mplifier - I rowband L escription Jnbalance er Analog tors - Low Low Pass nthesizer- e Detector Instruct on CDMA nthesizers ture Perio	- Design of Front end parameter for DECT Dise Amplifiers & Mixers Matching for Noise and Stability - Matchin NA - Salient features of LNA -Core Am of the Gilbert Mixer - Conversion Gain in to Digital Converters & Synthesizer Pass Sigma Delta Modulators - High Orde s Sigma Delta Modulators - High Orde s Sigma Delta Modulators - Phase De s. ional Activities architecture for Multi-tier Wireless System System - Efficient VLSI Architecture for using the appropriate simulation tool	ng for Po plifier De - Distort Unbaland r Modula na Delta N tector - A - Hardwa Base Ba	ower - sign B ion - S ced Sv tors - C Aodula nalog are De nd Sig	Widek alancir Switching vitching Dne Bit tors - F Phase sign Iss	pand LN g Mixe ng Mixer Mixer DAC a PLL bas Detecto sues for pocessing	VA r - er- - nd ed ors	Ci Perio Ci Perio	03 ods: 9 04 ods: 9 05	

thep

Dr. P. Raja, Chairman - Bos

- 2. https://nptel.ac.in/courses/106/106/106106167/
- 3. www.aticourses.com/Advanced%20Topics%20in%20Digital%20Signals
- 4. www.nptelvideos.in/2012/12/wireless-communication.html

COs/POs/PSOs Mapping

Cos		Pro	Program	Specific Οι (PSOs)	itcomes				
	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	-	3	3	1	1	3	3	-
2	2	-	3	3	1	1	3	3	-
3	2	-	3	3	1	1	3	3	-
4	2	-	3	3	1	1	3	3	-
5	2	2	3	3	2	1	3	3	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment	C	End Semester Examination	Total				
	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100
					**		



Department	Elect	ronics and Communication Engineering					.Tech VLS				
Semester	III Course Category Code: End Semes										
Course Code			Peri	ods/W	_	Credit	Max	TE imum l	Marks		
Course Code		P23VEE324	L	Т	Ρ	С	CAM	ESE	ТМ		
Course Name	RISC F	Processor Architecture and Programming	3	-	0	3	40	60	100		
	On con	npletion of the course, the students will be	able t	0					Mapping est Level)		
	C01	Describe the programmer's model of ARI assembly level programming.	M Arch	nitectur	re an	d create	and test	······································			
Course	CO2	Analyze various types of co-processors interface to ARM processor.	and	design	suita	able co-	processor		K3		
Outcome	function of memory Management unit of ARM.								K4		
	CO4 Students will develop more understanding on the concepts ARM Architecture programming and application development.										
	CO5	The learning process delivers insight into RISC architecture / computational processo				•			K4		
UNIT-I	AVR A	rchitecture						Pe	riods:09		
Processor Des	sign Trac nitectural	sor Design- Processor Architecture and Orga de off-Reduced Instruction set Computer - Inheritance– Core & Architectures The	- ARM	Archi	itectu	re- Arco	n RISC		CO1		
UNIT-II		rocessor And Programming						Pe	riods:09		
,Control Flow	Instructic M pipelii	guage Programming –Data Processing Instr ons ,Writing Simple assembly Programs-ARM ne Organization ,ARM Instruction Execut	Organ	ization	and	Impleme	entation -		CO2		
UNIT-III		y Management						Pe	riods:09		
	emory N tual me	Management -Types of memory managen mory, Memory Management Unit, Cache			•		Memory Access		CO3		
UNIT-IV	· · · · · · · · · · · · · · · · · · ·	pplication Development						Pe	riods:09		
handling scher	nes- Firi	ementation with ARM Microcontroller—Exce mware and boot loader- Free RTOS Embe ike ARM9 processor			-	-	-	1	CO4		
UNIT-V		tional Activities						Pe	riods:09		
• •	-	ng for Arithmetic operations- Memory ption handling- Performance analysis of RISC			alig	nment	in ARM-	(CO5		
	ure Perio	ods: 45 Tutorial Periods: -0	Pra	ctical I	Perio	ds: -0	Lecture P	eriods	: 45		
Reference Boo											
 Muham Assemb Develop ARM Ar 	mad Ali bly and C ber's Gui chitectur	RM system on chip architecture', Addision W Mazidi, Sarmad Naimi ,Sepehr Naimi' A' ", Pearson Education 2014 de Designing and Optimizing System Softwar re Reference Manual, LPC213x User Manual.	VR Mi re', Else	crocor		r and E	mbedded	Syste	ems using		
Web Reference											
		.com/websites on Advanced ARM Cortex Pro ased Microcontrollers	cessor	S							

Map

Dr. P. Raja, Chairman - Bos

- 3. WWW. AVR Microcontroller and Embedded Systems using Assembly and C
- 4. WWW. ARM Architecture

COs/POs/PSOs Mapping

COs		Progr	Program Specific Outco (PSOs)						
003	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	1	1	3	2	-	-	2	3	3
2	1	1	3	2	-	-	2	3	3
3	1	1	3	2	-	-	2	3	3
4	1	1	3	2	-	-	2	3	3
5	2	2	3	2	3	2	2	3	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Accessment		Continuous Assessment Marks (CAM) End Semester Total CAT 1 CAT 2 Model Exam Assignment* Attendance (ESE) Marks					
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	(ESE) Marks	Marks
Marks	10		15	10	5	60	100



Department	Electronics and Communication Engineering	Programme: M.Tech VLSI & ES							
Semester	III	Ca	Cour: ategor		End Semester Exam Type: L				
Course Code	P23VEW301		Periods/Week		Credit	Maximum Marks		Marks	
Course Coue	F23VEW301	L	Т	Ρ	С	CAM	ESE	ТМ	
Course Title	Project Phase - I	12			6	50	50	100	

Aim & Objective:

The project work aims to develop the work practice and to apply theoretical and practical tools/techniques for solving real life problems related to industry and current research. The objective of the project work is to improve the professional competency and research attitude by touching the areas which are not covered in theory or laboratory classes.

- The project work shall be a design project/experimental project and/or computer simulation project on any of the topic in Electronics and Communication Engineering or related field.
- The project work shall be allotted individually on different topics.
- The students shall be encouraged to do their project work in the parent institute itself. In exceptional cases the students shall be permitted to undertake continue their project outside the parent institute with appropriate permission from Head of the institution through the Project Coordinator.
- Department shall constitute an Evaluation Committee to review the project work.
- The Evaluation committee shall consist of at least three faculty members namely internal guide, project coordinator and another expert in the specified area of the project.

The student is required to undertake the project phase I during the third semester and the same shall be continued in the 4th semester (Phase II). Phase I consist of preliminary thesis work, three reviews of the work and the submission of preliminary report. First review shall highlight the topic, objectives and origin of problem, second review shall highlight, Literature survey, methodology and expected results. Third review shall evaluate the progress of the work, preliminary report and scope of the work which shall be completed in the 4thsemester. Also, the evaluation of project phase - I shall be done externally.

Department	Electronics and Communication Engineering		Pr	ogram	nme: M.Tech VLSI & ES					
Semester	III	Ca	Cour: ategory		End Semester Exam Ty					
Course Code	P23VEW302	Pe	riods/V	Veek	Credit	М	aximum	n Marks		
Course Coue	P23VEW302	L	Т	Ρ	С	CAM	ESE	ТМ		
Course Title	Internship			2	100	-	100			

Students should undergo training or internship during summer / winter vacation at Industry/ Research organization / University (after due approval from the Programme Academic Coordinator and Department Consultative Committee (DCC). In such cases, the internship/training should be undergone continuously (without break) in one organization. Normally no extension of time is allowed. However, DCC may provide relaxation based on the exceptional case. The students can undergo three to four weeks of internship in established industry / Esteemed institution during vacation period. The student should give presentation and send report to DCC. The Internship is assessed internally for 100 marks.

Department	Electronics and Communication Engineering		Pr	ogram	me: M .	Tech	VLSI 8	ES	
Semester	III	Ca	Cours tegory	se : AEC	End	End Semester Exam Type:			
Course Code	P23VEC301	Periods/Week			Credit Maximum			Marks	
Course Code	F23VEC301	L	Т	Ρ	С	CAM	ESE	ТМ	
Course Title	NPTEL/SWAYAM/MOOC			2	100	-	100		

Student should register online courses like MOOC / SWAYAM / NPTEL etc. approved by the Department committee comprising of HoD, Programme Academic Coordinator and Subject Experts. Students have to complete relevant online courses successfully. The list of online courses is to be approved by Academic Council on the recommendation of HoD at the beginning of the semester, if necessary, subject to ratification in the next Academic council meeting. The Committee will check the progress of the student and recommend the grade (100% Continuous Assessment pattern) based on the marks secured in online examinations. The marks attained for this course is not considered for CGPA calculation.

SEMESTER - IV

			Category L T P					Max. Marks		
SI. No.	Course Code	Course Title			т	Ρ	Credits	САМ	ESM	Total
Project V	roject Work									
1	P23VEW403	Project Phase - II	PA	0	0	24	12	50	50	100
	Total							50	50	100

Department	Electronics and Communication Engineering	Programme: M.Tech(VLSI & ES)								
Semester	IV	Cou PA	rse C	ategory:	*End LE					
		Periods / Week			Credit	Ma	ximum l	Marks		
Course Code	P23VEW403	L	Т	Р	С	CAM	ESE	ТМ		
Course Name	Project Phase - II		-	24	12	50	50	100		
	-	4			4	<u>.</u>				

Aim & Objective:

The project work aims to develop the work practice and to apply theoretical and practical tools/techniques for solving real life problems related to industry and current research. The objective of the project work is to improve the professional competency and research attitude by touching the areas which are not covered in theory or laboratory classes.

- The project work shall be a design project/experimental project and/or computer simulation project on any of the topic in Electronics and Communication Engineering or related field.
- The project work shall be allotted individually on different topics.
- The students shall be encouraged to do their project work in the parent institute itself. In exceptional cases the students shall be permitted to undertake continue their project outside the parent institute with appropriate permission from Head of the institution through the Project Coordinator.
- Department shall constitute an Evaluation Committee to review the project work.
- The Evaluation committee shall consist of at least three faculty members namely internal guide, project coordinator and another expert in the specified area of the project.

The student is required to undertake the project phase I during the third semester and the same shall be continued in the 4th semester (Phase II). Phase I consist of preliminary thesis work, three reviews of the work and the submission of preliminary report. First review shall highlight the topic, objectives and origin of problem, second review shall highlight, Literature survey, methodology and expected results. Third review shall evaluate the progress of the work, preliminary report and scope of the work which shall be completed in the 4thsemester. Also, the evaluation of project phase - I shall be done externally