

SRI MANAKULA VINAYAGAR

ENGINEERING COLLEGE

(An Autonomous Institution)
Puducherry



Sixth BoS Meeting

July 21, 2023 (Friday)
Seminar Hall,
Department of Electronics and Communication Engineering

B.Tech - Electronics and Communication Engineering



PAGAYAMU A MUMAMAM 1938 Engine con lege

ignorialment allomottatusk (ist) venorialmes



prima natural no estricular no Carrier de la composición de la Rest. El

TABLE OF CONTENTS

OARD OF STUDIES MEETING	3
BoS Members	3
GENDA OF THE MEETING	4
INUTES OF THE MEETING	5
BoS /2023 /UG/ECE 6.1	5
To review and confirm the minutes of the Fifth BoS meeting held on September	er 17, 2022
BoS /2023 /UG/ECE 6.2	5
To discuss and approve Regulations 2023 (R-2023) for the B.Tech Program admitted from the academic year 2023-245	me for the students
BoS /2023 /UG/ECE 6.3	6
To discuss and approve curriculum structure and Syllabi for Semester I and II fo and Communication Engineering Programme under Regulations R-2023	r B.Tech Electronics
BoS /2023 /UG/ECE 6.4	7
To appraise and approve the professional and open electives chosen by the st - IV and VI under Regulations 2020	
BoS /2023 /UG/ECE 6.5	7
To appraise and approve the Employability Enhancement Courses and Skill Dechosen by the students in semesters II, IV and VI under Regulations 2020	evelopment Courses
BoS /2023 /UG/ECE 6.6	8
Any other item with the permission of the chair	
NNEXURE – I: CURRICULUM	10
STRUCTURE FOR UNDERGRADUATE ENGINEERING PROGRAM	15
PROFESSIONAL ELECTIVE COURSES	20
OPEN ELECTIVE COURSES	20
COMMON COURSE OFFERED BY ECE	20
ABILITY ENHANCEMENT COURSES—(A) CERTIFICATION COURSES	21
HONORS DEGREE	24
NNEYLIRE _ II _ LIRDATED SVLLARUS	25

BTURNED TO THAT

2. A. 2. 4



SRI MANAKULA VINAYAGAR ENGINEERING GOLLEGE

(An Autonomous Institution) Puducherry - 605 107

6th UG - Board of Studies Meeting in the department of Electronics and Communication Engineering

for the Programme

B.Tech – Electronics and Communication Engineering

Venue

Seminar Hall, Department of ECE Sri Manakula Vinayagar Engineering College Madagadipet, Puducherry – 605 107

> **Date & Time** 21-07-2023 & 10.00 am

BOARD OF STUDIES MEETING

The Department of Electronics and Communication Engineering at Sri Manakula Vinayagar Engineering College held the sixth Board of Studies meeting for B.Tech. in Electronics and Communication Engineering on July 21, 2023, at 10:00 AM in the Seminar Hall.

BoS Members

SI. No	Name of the Member	P .
1	Dr. P. Raja	Designation
	Professor and Head, Department of ECE	Chairman
	Dr. Gerardine Immaculate Mary	
2	Professor, Department of Embedded Systems, Vellore Institute of Technology (VIT), Vellore, Tamil Nadu, India	Expert Member (University Nominee)
	Dr. N. Venkateswaran	(Training)
3	Professor, Department of ECE, SSN - College of Engineering, Kalavakkam, Tamil Nadu, India	Expert Member (Academic Council Nominee)
4	Dr. V. R. Vijayakumar Associate Professor & Head, Department of ECE, Anna University, Regional Campus, Coimbatore	Expert Member (Academic Council Nominee)
5	Mr. C. Gnanavel General Manager, Production and Technology, Lenovo India Ltd., Puducherry	Industry Member

6	Dr. V. Bharathi, Professor / ECE	
0	Specialization: Wireless Communication	Member
7	Dr. R. Ramya, Professor/ ECE	D.O. or Land
	Specialization: ECE	Member
8	Dr. R. Kurinjimalar, Professor / ECE	
14.54	Specialization: Mobile Satellite Communication	Member
9	Dr. J. Pradeep, Associate Professor / ECE	
	Specialization: Image Processing	Member
10	Prof. R. Ilaiyaraja, Assistant Professor / ECE	
	Specialization: VLSI Design	Member
11	Dr. T. Gayathri, Professor	
	Specialization: Mathematics	Member
12	Prof. K. Oudayakumar, Associate Professor	
Datas:	Specialization: Physics	Member
13	Dr. S. Savithri, Professor	
	Specialization: Chemistry	Member
14	Dr.D. Jaichithra, Associate Professor	Direction of the second
	Specialization: English	Member
	Mr. G. Dharanidharan	
15	Birlasoft Limited, Old Mahabalipuram Road,	Alumni Member
	Chennai – 600096	

AGENDA OF THE MEETING

Item No.: BoS /2023 /UG/ECE 6.1

To review and confirm the minutes of the fifth BoS meeting held on 17th September 2022

Item No.: BoS /2023 /UG/ECE 6.2

To discuss and approve Regulations 2023 (R-2023) for the B.Tech Programme for the students admitted from the academic year 2023-24

Item No.: BoS /2023 /UG/ECE 6.3

To discuss and approve curriculum structure and Syllabius for Semester I and II for B.Tech Electronics and Communication Engineering Programme under the Regulations R-2023

Item No.: BoS /2023 /UG/ECE 6.4

To appraise and approve the professional and open electives chosen by the students in semesters - IV and VI under Regulations 2020

Item No.: BoS /2023 /UG/ECE 6.5

To appraise and approve the Employ-ability Enhancement Courses and Skill Development Courses chosen by the students in semesters II, IV and VI under Regulations 2020

Item No.: BoS /2023 /UG/ECE 6.6

Any other items with the permission of chair

MINUTES OF THE MEETING

The 6th meeting of the Board of Studies (BoS) was opened by Dr. P. Raja, the Chairman, who extended a warm welcome to all members. He expressed his gratitude for their acceptance of the invitation to participate in the B.Tech. in Electronics and Communication Engineering program BoS. The Chairman then proceeded to discuss the agenda items in detail.

BoS /2023 /UG/ECE 6.1

To review and confirm the minutes of the Fifth BoS meeting held on September 17, 2022

The Chairman presented the action taken report based on the suggestions given by the members during the fifth Board of Studies meeting for B.Tech. in Electronics and Communication Engineering program under the 2020 regulations, which was held on September 17, 2022.

Suggestions	Action Taken
Members recommended changing the title of the course Cyber Physical System(U20ECT818) to Cyber Physical System and Security. Network security concept to be include to the syllabus.	The title modified and the Network security concept is included in the syllabus.
Members suggested doing slight modifications to the syllabus of High-Speed Electronics (U20ECE821) since the contents are fully based on semiconductors and informed to provide practical applications related to the courses	Updated the syllabus
Members discussed the inclusion of machine learning algorithms in Machine Learning for Wireless Communication (U20ECE822) are more appropriate to this course	Machine learning algorithms are included
Members recommended including Augmentation related content in the syllabus in Virtual and Augmented Reality(U20ECE823)	Included Augmentation in the syllabus
Members approved the syllabus provided in VLSI for Wireless Communication(U20ECE826) in Unit- IV, and the subtopics need to be included to get more details about the course	Subtopics are included
Members Propounded to include the channel model in Unit-II of 5G Wireless Communication Systems (U20ECE827)	Channel modes are included in Unit-II
Members proposed to include Unit III as Calibration of Medical Equipment with Biomedical Electronics (U20ECE828)	Title of the Unit III is modified as Calibration of Medical Equipment
Members suggested replacing Unit -IV of Advanced Digital Image Processing (U20ECE829) with Video Analytics	Unit –IV of Advanced Digital Image Processing (U20ECE829) is modified as Video Analytic components

Minutes of the Meeting are Reviewed and Confirmed

BoS /2023 /UG/ECE 6.2

To discuss and approve Regulations 2023 (R-2023) for the B.Tech Programme for the students admitted from the academic year 2023-24

During the meeting, members discussed the regulations for the B.Tech. in Electronics and Communication Engineering program for students admitted from the academic year 2023-24, referred to as R2023.

- The members are examined the curriculum structure which includes category of courses, Elective Courses, Ability Enhancement Courses and Mandatory courses.
- The members are also discussed the assessment procedure for each courses i.e., Theory, Practical, Theory cum Practical, Ability Enhancement Courses, Internship, project works and Mandatory courses

B.Tech. - Electronics and Communication Engineering

- Honours Degree in the same Engineering discipline: Members appreciated the introduction of the B.Tech (Honours) degree in the revised regulations, which will increase the reputation of advanced learners. They also recommended introducing advanced-level courses.
 - The student shall be given the option to earn Honours degree in the same discipline of engineering starting from the fourth semester, based on their academic performance up to third semester. The students admitted in the second year through Lateral Entry Scheme will also be given a chance to opt for Honours degree.
 - A student is eligible to exercise this option if he/she has passed all the courses offered upto third semester in the first attempt itself and has earned a CGPA / GPA of not less than 8.0. The student has to earn an additional 18-20 credits by registering for prescribed courses offered.

Approved and Recommended to the Academic Council

BoS /2023 /UG/ECE 6.3

To discuss and approve curriculum structure and Syllabi for Semester I and II for B.Tech Electronics and Communication Engineering Programme under the Regulations R-2023

Board Chairman presented the syllabi for Semesters I and II based on the 2023 Regulations, seeking suggestions for upgrading the contents.

Regulations 2023

S.No	Semester	Title of Course	Unit	Particulars					
1	I I	Circuits and Networks		It is suggested that this course be moved to semester I because its content is almost a prerequisite for all the core courses.					
2	П	Electron Devices	-	It is suggested that the course be shifted fro semester I to semester II because students material find it more comfortable to take the course after completing the Circuits and Networks course.					
3		Electron Devices	III	The basic concepts of NMOS and PMOS transistors are essential for understanding CMOS devices.					
4	II	Electron Devices Laboratory	- 1 - 1	The concept of EDA tools should be introduced in the Electron Devices Laboratory to gain more insights into the device characteristics.					

Members approved the syllabus of semester-I and Semester – II with this minor correction.

Approved with minor corrections and Recommended to the Academic Council

The curriculum is given in Annexure – I
Syllabi for semesters I and II are given in Annexure - II

BoS /2023 /UG/ECE 6.4

To appraise and approve the professional and open electives chosen by the students in semesters - IV and VI under Regulations 2020

The Board Chairman submitted the details of the students who are opted for Professional and Open electives for the students from Semesters IV and VI under Regulations 2020

Semester - IV

Category	Course Code	Name of the Course	No. of Students
	U20ECE612	Aircraft communication and Navigation Systems	121
Professional Elective - III	U20ECE613	J20ECE613 Nano - Electronics and Devices	
	U20ECE614	Speech and Audio Signal Processing	52
	U20CSO604	Graphics Designing	53
Open Elective - III	U20ITO604	Mobile App Development	
	U20ADO603	Principle of Artificial Intelligence and Machine Learning	113

Semester -VI

Category	Course Code					
Professional Elective - III	U20ECE401	Computer Networks	Students			
	U20ECE402	Sensors for Industrial Applications	60			
	U20ECE403		59			
		Computer Architecture	56			
0 = :	U20ECE404	PLC and SCADA Systems and its Applications	52			
Open Elective - III	U20CSO401	Web Development				
	U20CCO401	Basic DBMS	60			
The state of the s	U20ITO402		60			
	020110402	R programming	107			

Approved and Recommended to the Academic Council

BoS /2023 /UG/ECE 6.5

To appraise and approve the Employability Enhancement Courses and Skill Development Courses chosen by the students in semesters II, IV and VI under Regulations 2020

Members Appreciated the Employability Enhancement Courses and Skill Development Courses opted by the student from semester II, IV and VI under Regulations 2020

Year / Sem	Course Code Course Title		No. of students
1/11	U20ECC226	CCNA (Routing & Switching)	
II / IV	U20ECC427	CCNA (Wireless)	237
II / IV	U20ECC428	Cloud Computing	42
II / IV	U20ECC432	Cyber Security	79
III / VI	U20ECC645	Embedded System with IoT	106
III / VI	U20ECC659	IoT using Python	69
III / VI	U20ECC691	Web Programming -II	76
		1	72

Approved and Recommended to Academic Council

BoS /2023 /UG/ECE 6.6

Any other item with the permission of the chair

- Members suggested organizing Hackathon and Marathon can be organized for the mandatory courses to enhance the students' skills.
- Provide any certificates for the activities carried out for Mandatory courses which may create more interest among the students.
- Syllabus formation is highly suitable and meets the industry requirements.
- Very well-defined syllabus and more topics are based on advanced future technology.

Dr. P. Raja, Chairman – BoS concluded the meeting at 11.30 am with a vote of thanks.

Dr. P. RAJA Board Chairman - ECE

Dr. GERARDINE IMMACULATE MARY

Professor, Department of Embedded Systems, Vellore Institute of Technology (VIT), Vellore (Expert Member - University Nominee)

Dr. N. VENKATESWARAN

I wearly

Professor, Department of ECE, SSN College of Engineering, Kalavakkam (Expert Member – AC Nominee)

Mr. C. GNANAVEL

C. Granand

Manager, Production and Technology, Lenovo India Ltd., Puducherry (Industry Member) Dr. V. R. VIJAYAKUMAR

Vnvrz

Associate Professor & Head, Department of ECE, Anna University, Regional Campus, Coimbatore

(Expert Member – AC Nominee)

Mr. DHARANIDHARAN. G

Associated Functional Consultant,
Birlasoft Limited, Chennai
(Alumni Member)

Dr. R. RAMYA
Professor/ ECE
(Member)

Dr. R. KURINJIMALAR Associate Professor / ECE

(Member)

Prof. R. ILAIYARAJA, Assistant Professor / ECE (Member)

Prof. K. OUDAYAKUMAR Associate Professor / Physics (Member)

> Dr. D. JAICHITHRA Professor / English (Member)

tr.m

Dr. V. BHARATHI
Professor / ECE
(Member)

Dr. J. PRADEEP
Associate Professor / ECE
(Member)

Dr.T. GAYATHRI
Professor / Mathematics
(Member)

Dr.S. SAVITHIRI
Professor / Chemistry
(Member)

ANNEXURE - I: CURRICULUM

Curriculum of
B.Tech - Electronics and Communication Engineering



SRI MANAKULA VINAYAGAR

ENGINEERING COLLEGE

(An Autonomous Institution)
Puducherry

B.TECH. ELECTRONICS AND COMMUNICATION ENGINEERING

(REGULATIONS-2023)

CURRICULUM



VISION AND MISSION OF THE INSTITUTE

VISION

To be globally recognized for excellence in quality education, innovation, and research for the transformation of lives to serve the society.

MISSION

M1: Quality Education To provide comprehensive academic system that amalgamates the cutting edge-technologies with best practices

M2: Research and Innovation To foster value-based research and innovation in collaboration with industries and institutions globally for creating intellectuals with new avenues

M3: Employability and Entrepreneurship

To inculcate the employability and entrepreneurial skills through value and skill-based training

M4: Ethical Values

To instil deep sense of human values by blending societal righteousness with academic professionalism for the growth of society

VISION AND MISSION OF THE DEPARTMENT

VISION

Facilitate academic excellence and research among Electronics and Communication Engineers to meet the Global needs with high competence and ethical professionalism

MISSION

M1: Academic Excellence

To impart learning skills to meet the global challenges in the field of Electronics and Communication Engineering

M2: Research and Innovation

To provide excellence in research and innovation through multidisciplinary specialization

M3: Employability and Entrepreneurship To enhance inter and intrapersonal skills among students to make them employable and entrepreneurs

M4: Ethics

To inculcate the significance of human values and professional skills to serve the society

PROGRAMME OUT COMES (POs)

PO1: Engineering knowledge:

Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO2: Problem analysis:

Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

PO3: Design/development of solutions:

Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

PO4: Conduct investigations of complex problems:

Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data and synthesis of the information to provide valid conclusions.

PO5: Modern tool usage:

Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

PO6: The engineer and society:

Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

PO7: Environment and sustainability:

Understand the impact of the professional engineering solutions in societal and environmental contexts and demonstrate the knowledge of and need for sustainable development.

PO8: Ethics:

Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO9: Individual and teamwork:

Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO10: Communication:

Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

PO11: Project management and finance:

Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO12: Life-long learning:

Recognize the need for and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

PROGRAM EDUCATIONAL OBCTIVES (PEOs)

PEO1: Technical Knowledge

Graduates will be able to develop an insightful combination of modern electronics and communication technology through technical knowledge.

PEO2: Research and Development

Enhance analytical and thinking skills to develop initiatives and innovative ideas for research and development, industry, and societal requirements.

PEO3: Leadership

Inculcate the qualities of teamwork as well as social, interpersonal and leadership skills and adapt to the changing professional environments in the fields of engineering and technology.

PEO4: Professional Ethics

Motivate graduates to become good human beings and responsible citizens for the overall welfare of the society.

PROGRAM SPECIFIC OUTCOMES (PSOs)

PSO1: Domain Knowledge

Ability to understand the concepts in Electronics and Communication Engineering and to apply to different fields, such as Consumer Electronics, Communications, Signal Processing, etc.

PSO2: Embedded System Design

Ability to design a system based on the technical knowledge gained for embedded applications in electronics and communications engineering.

PSO3: Professional Competency

Ability to select cutting-edge engineering hardware and software tools to solve complex problems in Electronics and Communication Engineering

STRUCTURE FOR UNDERGRADUATE ENGINEERING PROGRAM

S.	minest the second of the secon	As	per AICTI	As per SMVEC			
No	Category	No. of Courses	Credits	%	No. of Courses	Credits	%
1	Humanities and Social Sciences including Management courses	7	15	9.375	7	15	8.24
2	Basic Science courses	6	23	14.38	6	20	7.06
3	Engineering Science courses	6	17	10.63	14	28	16.47
4	Professional core courses	28	61	38.13	30	66	35.29
5	Professional Elective courses	4	12	7.5	6	18	7.06
6	Open Elective Courses	4	12	7.5	3	9	
7	Project work, seminar, and internship	3+1	20	12.5	5	13	3.53
8	Ability Enhancement Courses				8	13	5.88 9.41
9	Mandatory Courses	5			6		7.06
	Total Credits	62 + 1	160	100	85	169	100

Mandatory Courses [Environmental Sciences, Induction Program, Indian Constitution, Essence of Indian Knowledge Tradition]

SCHEME OF CREDIT DISTRIBUTION - SUMMARY

S. No	Category		Credits per Semester							
		1	11	III	IV	V	VI	VII	VIII	Total credits
1	Humanities and Social Sciences including Management courses	3	5	1	1	2			3	15
2	Basic Science courses	7	4	5	4					20
3	Engineering Science courses	8	8	4	4	4				28
4	Professional core courses	4	4	13	11	8	15	11		66
5	Professional Elective courses		l le		3	3	3	3	6	18
6	Open Electives					3	3	3		9
7	Project work and internship					1	1	3	8	13
8	Ability Enhancement Courses*		1 4					3	0	13
9	Mandatory Courses*									en vile
	Total Credits	22	21	23	23	21	22	20	17	169

* AEC and MC are not included for CGPA calculation

HONOURS DEGREE PROGRAMME:

The student is permitted to opt for earning an honours degree in the same discipline of engineering in addition to the degree in his/her own discipline. To earn an honours degree the student is required to earn an additional 18 - 20 credits (over and above the total 169 credits prescribed in the curriculum) starting from fourth semester onwards by completing 5 additional courses offered in respective semesters. A student is eligible to exercise this option if he/she has passed all the courses offered up to third semester in the first attempt itself and has earned a CGPA / GPA of not less than 8.0.

The prescribed courses offered for Honours degree are given in Annexure -D

SEMESTER-I

SI.	Course Code	Course Title	0.4	P	erio	ds	Credits	Max. Marks		
No.	Course Code		Category	L	Т	Р		CAM	ESM	Total
Theo	ry	Higher dr. Committee of the Committee of					de se esta	e lime	ranio en	
1	U23MATC01	Engineering Mathematics - I	BS	3	1	0	4	25	75	100
2	U23BSTC01	Physical Science for Engineers	BS	3	0	0	3	25	75	100
3	U23ESTC01	Basics of Civil and Mechanical Engineering	ES	3	0	0	3	25	75	100
4	U23EETC01	Electrical Technology	ES	3	0	0	3	25	75	100
5	U23ECT101	Circuits and Networks	PC	3	0	0	3	25	75	100
Theo	ry cum Practical							WI STON		
6	U23ENBC01	Communicative English - I	HS	2	0	2	3	50	50	100
Practi	ical								Vind w	da.
7	U23ESPC02	Design Thinking and Idea Lab	ES	0	0	2	1	50	50	100
8	U23EEPC01	Electrical Technology Laboratory	ES	0	0	2	1	50	50	100
9	U23ECP101	Circuits and Networks Laboratory	PC	0	0	2	1	50	50	100
Abilit	y Enhancement	Course								
10	U23ECC1XX	Certification Course – I	AEC	0	0	4	7-5	100	30	100
Mand	atory Course									
11	U20ECM101	Induction Program – (UHV-I)	MC	31	Nee	ks	1910-7	-3-1 ₃₀		-
		Total					22	425	575	1000

SEMESTER-II

SI.	Course Code	Course Title	0-4	P	erio	ds	0	Max. Marks		
No.	Course Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theor	ry									
1	U23MATC02	Engineering Mathematics-II	BS	3	1	0	4	25	75	100
2	U23ESTC02	Engineering Mechanics	ES	3	0	0	3	25	75	100
3	U23CSTC01	Programming in C	ES	3	0	0	3	25	75	100
4	U23ECT202	Electron Devices	PC	3	0	0	3	25	75	100
5	U23HSTC01	Universal Human Values - II	HS	2	0	0	2	25	75	100
Theor	y cum Practical									
6	U23ENBC02	Communicative English - II	HS	2	0	2	3	50	50	100
Practi	ical						Marie O stat			
7	U23ECPC03	Engineering Graphics using AutoCAD	ES	0	0	2	1	50	50	100
8	U23CSPC01	Programming in C Laboratory	ES	0	0	2	1	50	50	100
9	U23ECP202	Electron Devices Laboratory	PC	0	0	2	1	50	50	100
Abilit	y Enhancement	Course					de seu e		de la rei	4,367
10	U23ECC2XX	Certification Course – II	AEC	0	0	4	est exitt	100	-	100
Mand	atory Course									
11	U23ECM202	Sports and Yoga or NSS/NCC	MC	0	0	2	Das-Ger	100		100
		Total					21	525	575	1100

SEMESTER-III

SI.	Course Code	Course Title	Category	P	eric	ds	C===1:4	IV	lax. Mar	ks
No.		Godise Title	Category	L	T	Р	Credits	CAM	ESM	Total
Theo	ry	les Martin Later			25					
1	U23MATC03	Probability and Statistics	BS	3	1	0	4	25	75	100
2	U23ADTC01	Programming in Python	ES	3	0	0	3	25	75	100
3	U23ECT302	Electronic Circuits	PC	3	0	0	3	25	75	100
4	U23ECT304	Engineering Electromagnetics	PC	3	0	0	3	25	75	100
5	U23ECT305	Measurement and Instrumentation	PC	3	0	0	3	25	75	100
Theor	y cum Practical						A chapter	20	70	100
6	U23ECB301	Data Networks	PC	3	0	2	3	50	50	100
Practi	cal					Time			-00	100
7	U23ENPC01	General Proficiency - I	HS	0	0	2	1	50	50	100
8	U23MAPC01	Engineering Mathematics Laboratory	BS	0	0	2	1	50	50	100
9	U23ADPC01	Programming in Python Laboratory	ES	0	0	2	1	50	50	100
10	U23ECP303	Electronic Circuits Laboratory	PC	0	0	2	1	50	50	100
Ability	Enhancement	Course							00	100
11	U23ECC3XX	Certification Course – III	AEC	0	0	4		100		100
12	U23ECS301	Skill Enhancement Course – I: PCB Design	AEC	0	0	2	A-4	100		100
Vlanda	tory Course									1
13	U23ECM303	Climate Change	MC	2	0	0		100		100
		Total					23	675	625	1300

SEMESTER-IV

SI.	Course Code	Course Title	Catana	P	eric	ds	0 "	IV	lax. Mar	ks
No.		Oourse Title	Category	L	T	Р	Credits	CAM	ESM	Total
Theo	ry									
1	U23MATC04	Numerical Methods and Optimization	BS	3	1	0	4	25	75	100
2	U23CSTC03	Data Structures	ES	3	0	0	3	25	75	100
3	U23ECT406	Operational Amplifiers and its Applications	PC	3	0	0	3	25	75	100
4	U23ECT407	Digital Circuits	PC	3	0	0	3	25	75	100
5	U23ECE4XX	Professional Elective – I	PE	3	0	0	3	25	75	100
Theor	y cum Practical		- ne se	die						
6	U23ECB402	Signals and Systems	PC	3	0	0	3	50	50	100
Practi	cal									100
7	U23ENPC02	General Proficiency -II	HS	0	0	2	1	50	50	100
8	U23CSPC02	Data Structures Laboratory	ES	0	0	2	1	50	50	100
9	U23ECP404	Integrated Circuits Laboratory	PC	0	0	2	1	50	50	100
10	U23ECP405	Digital Circuits Laboratory	PC	0	0	2	1	50	50	100
Ability	Enhancement	Course								100
11	U23ECC4XX	Certification Course – IV	AEC	0	0	4		100	7.	100
12	U23ECS302	Skill Enhancement Course- II : Repair and Maintenance of Electronics Equipments	AEC	0	0	2	-	100	-	100
Manda	tory Course									
13	U23ECM404	Right to Information and Good Governance	МС	2	0	-	-	100	-	100
		Total					23	675	625	1300

SEMESTER-V

SI.	Course Code	Course Title	Cotonomi	P	erio	ds	0 111	IV	lax. Mar	ks
No.	Course code	Course Title	Category	L	T	Р	Credits	CAM	ESM	Total
Theor	ry									
1	U23HSTC02	Research Methodology	HS	2	0	0	2	25	75	100
2	U23ITTC03	Programming in JAVA	ES	3	0	0	3	25	75	100
3	U23ECTC01	Microcontrollers and Interfacing	PC	3	0	0	3	25	75	100
4	U23ECT508	Analog and Digital Communication	PC	3	0	0	3	25	75	100
5	U23ECE5XX	Professional Elective – II	PE	3	0	0	3	25	75	100
6	U23ECO5XX	Open Elective - I	OE	3	0	0	3	25	75	100
Practi	ical			3 =				Altro		
7	U23ITPC03	Programming in JAVA Laboratory	ES	0	0	2	1	50	50	100
8	U23ECP506	Analog and Digital Communication Laboratory	PC	0	0	2	1	50	50	100
9	U23ECPC01	Microcontrollers and Interfacing Laboratory	PC	0	0	2	1	50	50	100
Projec	ct Work			XII.	VII.					
10	U23ECW501	Micro Project	PW	0	0	2	1	100	hali k	100
Ability	Enhancement	Course						10.11	HERE	100
11	U23ECC5XX	Certification Course – V	AEC	0	0	4		100		100
Manda	atory Course				T	T			-11	
12	U23ECM505	Essence of Indian Traditional Knowledge	MC	2	0	0	-	100		100
		Total				101	21	600	600	1200

SEMESTER-VI

SI.	Course Code	Course Title	Category	P	erio	ds	Credits	M	ax. Mar	ks
No.		Source Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theo	ry									
1	U23ECTC02	Embedded Systems Design	PC	3	0	0	3	25	75	100
2	U23ECT609	Digital Signal Processing	PC	3	0	0	3	25	75	100
3	U23ECT610	Digital VLSI System Design	PC	3	0	0	3	25	75	100
4	U23ECE6XX	Professional Elective - III	PE	3	0	0	3	25	75	100
5	U23ECO6XX	Open Elective - II	OE	3	0	0	3	25	75	100
Theo	ry cum Practica									
6	U23ECB603	Control System Engineering	PC	3	0	0	3	50	50	100
Practi	ical									
7	U23ECPC02	Embedded System Design Laboratory	PC	0	0	2	1	50	50	100
8	U23ECP607	Digital Signal Processing Laboratory	PC	0	0	2	1	50	50	100
9	U23ECP608	Digital VLSI System Design Laboratory	PC	0	0	2	1	50	50	100
Projec	ct Work									
10	U23ECW602	Mini Project	PW	0	0	2	1	100	-	100
Abilit	y Enhancement	Course		1 12						
11	U23ECC6XX	Certification Course - VI	AEC	0	0	4		100	-	100
Manda	atory Course									
12	U23ECM606	Gender Equality	MC	2	0	-		100		100
		Total			- 7	E	22	625	575	1200

SEMESTER-VII

SI.	0	774	0.4	P	erio	ds		М	ax. Mari	KS
No.	Course Code	Course Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theo	ry							1897.11		
1	U23ECTC03	Internet of Things	PC	3	0	0	3	25	75	100
2	U23ECT711	RF and Microwave Communication	PC	3	0	0	3	25	75	100
3	U23ECT712	Wireless Communication	PC	3	0	0	3	25	75	100
4	U23ECE7XX	Professional Elective - IV	PE	3	0	0	3	25	75	100
5	U23ECO7XX	Open Elective - III	OE	3	0	0	3	25	75	100
Practi	ical					14				
7	U23ECPC03	Internet of Things Laboratory	PC	0	0	2	1	50	50	100
8	U23ECP709	High Frequency Communication Laboratory	PC	0	0	2	1	50	50	100
Proje	ct Work								September 1	
10	U23ECW703	Project Phase – I	PW	0	0	4	2	50	50	100
11	U23ECW704	Internship/ Inplant training	PW	0	0	2	1	100	1411	100
		Total					20	375	625	900

SEMESTER-VIII

SI.	Course Code	Course Title	Catamani	Periods			0 - 114	M	ax. Marl	ks
No.	Course Code	Course Title	Category	L	T	Р	Credits	CAM	ESM	Total
	and mile	the state of the state of	Theory							48
1	U23HSTC03	Entrepreneurship and Business Management	HS	3	0	0	3	25	75	100
2	U23ECE8XX	Professional Elective - V	PE	3	0	0	3	25	75	100
3	U23ECE8XX	Professional Elective - VI	PE	3	0	0	3	25	75	100
		Pro	ject Work							
10	U23ECW805	Project Phase – II	PW	0	0	16	8	50	100	150
Mark .		Total			C II		17	125	325	450

Annexure – B OPEN ELECTIVE COURSES

Open	Elective- I (Off	ered in Semester V/ VI)	
S. No	Course Code	Course Title	Permitted Departments
1	U23ECO501/ U23ECO601	Engineering Computation with MATLAB	EEE, ICE, MECH, CIVIL, CCE, BME, AI&DS, Mechatronics
2	U23ECO502/ U23ECO602	Consumer Electronics	EEE, ICE, CSE, MECH, IT, CIVIL, CCE, BME, Mechatronics, FT
Open	Elective- II (Of	fered in Semester VII)	card series and
1	U23ECO705	IoT and its Applications	EEE, ICE, CSE, MECH, IT, CIVIL, CCE, FT
2	U23ECO706	RFID System Design and Testing	EEE, ICE, CSE, MECH, IT, CIVIL, CCE, BME, Mechatronics

COMMON COURSE OFFERED BY ECE

SI. No.	Course Code	Course Title	Courses Offered
1	U23ECTC01	Microcontrollers and Interfacing	ECE, CCE
2	U23ECPC01	Microcontrollers and Interfacing Laboratory	ECE, CCE
3	U23ECTC02	Embedded Systems Design	ECE, CCE, ICE
4	U23ECPC02	Embedded System Design Laboratory	ECE, CCE, ICE
5	U23ECTC03	Internet of Things	ECE, CCE
6	U23ECPC03	Internet of Things Laboratory	ECE, CCE
7	U23ECEC01	Satellite Communication	ECE, CCE
8	U23ECEC02	Wireless Sensor Networks	ECE, IT
9	U23ECEC03	High Speed Networks	ECE, CCE
10	U23ECEC04	VLSI Systems	EEE, BME

Annexure – A PROFESSIONAL ELECTIVE COURSES

SI. No.		-I (Offered in Semester IV) Course Title
1	U23ECE401	
2	U23ECE402	Aircraft Communication and Navigation Systems Computer Architecture and Interfacing
3	U23ECE403	Sensors and Actuators
4	U23ECE404	Electronic Design Automation Tools
5	U23ECE404	System on Chip Design
		- II (Offered in Semester V)
SI. No	Course Code	Course Title
1	U23BMEC02	
2		Wearable Technology
3	U23ECE506	Cloud Computing
4	U23ECE507	Hardware Description Languages
5	U23ECE508	Mobile Communication
	U23ECE509	Vehicular Communication
COLUMN THE TAX AND		–III (Offered in Semester VI)
SI. No	Course Code	Course Title
1	U23ICEC02	Soft Computing Techniques
2	U23ECE6010	Digital Image and Video Processing
3	U23ECE6011	Real Time Operating system
4	U23ECE6012	Network Information Security
5	U23ECE6013	Fog Computing
		IV (Offered in Semester VII)
SI. No	Course Code	Course Title
1	U23ICEC03	Intelligence Robotics Systems
2	U23ECEC01	Satellite Communication
3	U23ECE7014	Advanced Wireless Communication Techniques
4	U23ECE7015	Embedded Processors
5	U23ECE7016	Single Board Computer
Profes	sional Elective -	-V (Offered in Semester VIII)
SI. No	Course Code	Course Title
1	U23ITEC05	Augmented Reality and Virtual Reality
2	U23ECE8017	Optical Communication
3	U23ECE8018	Radar Engineering
4	U23ECE8019	Automotive Electronic Systems
5	U23ECE8020	Nano Technology for Energy Sustainability
Profes	sional Elective-	VI (Offered in Semester VIII)
SI. No	Course Code	Course Title
1	U23ECEC02	Wireless Sensor Networks
2	U23ECEC03	High Speed Networks
3	U23ECE8021	Wireless Broad Band Networks
	U23ECE8022	Software Defined Radio

Annexure-C
ABILITY ENHANCEMENT COURSES—(A) CERTIFICATION COURSES

S. No	Course Code	Course Title	Certified By
1	U23AECX01	Adobe Photoshop	Adobe
2	U23AECX02	Adobe Animate	Adobe
3	U23AECX03	Adobe Dreamweaver	Adobe
4	U23AECX04	Adobe After Effects	Adobe
5	U23AECX05	Adobe Illustrator	Adobe
6	U23AECX06	Adobe InDesign	Adobe
7	U23AECX07	Autodesk AutoCAD -ACU	Autodesk
8	U23AECX08	Autodesk Inventor - ACU	Autodesk
9	U23AECX09	Autodesk Revit - ACU	Autodesk
10	U23AECX10	Autodesk Fusion 360 - ACU	Autodesk
11	U23AECX11	Autodesk 3ds Max - ACU	Autodesk
12	U23AECX12	Autodesk Maya - ACU	Autodesk
13	U23AECX13	Cloud Security Foundations	AWS
14	U23AECX14	Cloud Computing Architecture	AWS
15	U23AECX15	Cloud Foundation	AWS
16	U23AECX16	Cloud Practitioner	AWS
17	U23AECX17	Cloud Solution Architect	AWS
18	U23AECX18	Data Engineering	AWS
19	U23AECX19	Machine Learning Foundation	AWS
20	U23AECX20	Robotic Process Automation / Medical Robotics	Blue Prism
21	U23AECX21	Advance Programming Using C	CISCO
22	U23AECX22	Advance Programming Using C ++	CISCO
23	U23AECX23	C Programming	CISCO
24	U23AECX24	C++ Programming	CISCO
25	U23AECX25	CCNP Enterprise: Advanced Routing	CISCO
26	U23AECX26	CCNP Enterprise: Core Networking	CISCO
27	U23AECX27	Cisco Certified Network Associate - Level 2	CISCO
28	U23AECX28	Cisco Certified Network Associate- Level 1	CISCO
29	U23AECX29	Cisco Certified Network Associate- Level 3	CISCO
30	U23AECX30	Fundamentals Of Internet Of Things	CISCO
31	U23AECX31	Internet Of Things	CISCO
32	U23AECX32	Java Script Programming	CISCO
33	U23AECX33	NGD Linux Essentials	CISCO
34	U23AECX34	NGD Linux I	CISCO
35	U23AECX35	NGD Linux II	CISCO
36	U23AECX36	Advance Java Programming	Ethnotech
37	U23AECX37	Android Programming / Android Medical App Development	Ethnotech
38	U23AECX38	Ansys	Ethnotech

S. No	Course Code	Course Title	Certified By
39	U23AECX39	Catia	Ethnotech
40	U23AECX40	Communication Skills for Business	Ethnotech
41	U23AECX41	Coral Draw	Ethnotech
42	U23AECX42	Data Science Using R	Ethnotech
43	U23AECX43	Digital Marketing	Ethnotech
44	U23AECX44	Embedded System Using C	Ethnotech
45	U23AECX45	Embedded System With IOT	Ethnotech
46	U23AECX46	English For IT	Ethnotech
47	U23AECX47	Entrepreneurship And Business Plan	Ethnotech
48	U23AECX48	Estimation And Current Practices	Ethnotech
49	U23AECX49	Financial Planning, Banking and Investment Management	Ethnotech
50	U23AECX50	Foundation Of Stock Market Investing	Ethnotech
51	U23AECX51	Machine Learning / Machine Learning for Medical Diagnosis	Ethnotech
52	U23AECX52	IOT Using Python	Ethnotech
53	U23AECX53	Plaxis	Ethnotech
54	U23AECX54	Soft Skills, Verbal, Aptitude	Ethnotech
55	U23AECX55	Software Testing	Ethnotech
56	U23AECX56	Solar And Smart Energy System With IOT	Ethnotech
57	U23AECX57	Solid Edge	Ethnotech
58	U23AECX58	Solid works	Ethnotech
59	U23AECX59	Staad Pro	Ethnotech
60	U23AECX99	Total Station	Ethnotech
61	U23AECX60	Hydraulic	Festo
62	U23AECX61	Plc	Festo
63	U23AECX62	Numatics	Festo
64	U23AECX63	Agile Methodologies	IBM
65	U23AECX64	Block Chain	IBM
66	U23AECX65	Devops	IBM
67	U23AECX66	Artificial Intelligence	ITS
68	U23AECX67	Cloud Computing	ITS
69	U23AECX68	Computational Thinking	ITS
70	U23AECX69	Cyber Security	ITS
71	U23AECX70	Data Analytics	ITS
72	U23AECX71	Databases	ITS
73	U23AECX72	Java Programming	ITS
74	U23AECX73	Networking	ITS
75	U23AECX74	Python Programming	ITS
76	U23AECX75	Web Application Development (HTML, CSS, JS)	ITS
77	U23AECX76	Network Security	ITS & Palo alt
78	U23AECX77	MATLAB	MathWorks
79	U23AECX78	Azure Fundamentals	Microsoft
80	U23AECX79	Azure AI (AI-900)	Microsoft

S. No	Course Code	Course Title	Certified By
81	U23AECX80	Azure Data (DP -900)	Microsoft
82	U23AECX81	Microsoft 365 Fundamentals (SS-900)	Microsoft
83	U23AECX82	Microsoft Security, Compliance and Identity (SC-900)	Microsoft
84	U23AECX83	Microsoft Power Platform (PI-900)	Microsoft
85	U23AECX84	Microsoft Dynamics Fundamentals 365 – CRM	Microsoft
86	U23AECX85	Microsoft Excel	Microsoft
87	U23AECX86	Microsoft Excel Expert	Microsoft
88	U23AECX87	Securities Market Foundation	NISM
89	U23AECX88	Derivatives Equinity	NISM
90	U23AECX89	Research Analyst	NISM
91	U23AECX90	Portfolio Management Services	NISM
92	U23AECX91	Cyber Security	Palo alto
93	U23AECX92	Cloud Security	Palo alto
94	U23AECX93	PMI – Ready	PMI
95	U23AECX94	Tally – GST & TDS	Tally
96	U23AECX95	Advance Tally	Tally
97	U23AECX96	Associate Artist	Unity
98	U23AECX97	Certified Unity Programming	Unity
99	U23AECX98	VR Development	Unity

Annexure – D HONORS DEGREE

Bachelor of Technology (Honors) in Electronics and Communication Engineering With specialization in "Internet of Things"

		-167	COURSE	DETAILS							11 11 2
SI.	Semester	Course	Course Title	Category	Р	erio	ds	C== 4!:4-	M	ax. Mari	ks
No.		Code	oodise Title	Category	L	Т	P	Credits	CAM	ESM	Tota
Theo	ry					19					
1	IV	U23ECH401	Sensors and Actuators	PC	3	1	0	4	25	75	100
2	V	U23ECH502	Edge Computing	PC	3	1	0	4	25	75	100
3	VI	U23ECH603	Embedded Device Drivers	PC	3	1	0	4	25	75	100
4	VII	U23ECH704	Privacy and Security in IoT	PC	3	1	0	4	25	75	100
5	VIII	U23ECH805	Industrial IoT	PC	3	1	0	4	25	75	100
	UBT-		Total					20	125	375	500
	Red to th		Equivalent NP1	TEL courses	##						
			Sensors and Actuators			UNI.	Ren'	3			
	riele v		Foundation of Cloud Ic	T Edge ML		ant's	50	3			
1	IV-VII	U23ECHN01	Introduction to Industry	4.0				3	12	2 Weeks	•
			Industrial Internet of Th	nings				3		Course	
			Introduction to Internet	of Things				3			

^{##} The student shall be given an option to earn 3 credits through one equivalent 12 weeks NPTEL course instead of any one course listed for honours degree programme that should be completed before the commencement of eighth semester. The equivalent courses are subject to change based on its availability as per NPTEL course list.

ANNEXURE - II - UPDATED SYLLABUS

SEMESTER-I

U23ECT101	Circuits and Networks	PC
U23ECP101	Circuits and Networks Laboratory	PC

SEMESTER-II

U23ECT202	Electron Devices	PC
U23ECP202	Electron Devices Laboratory	PC

Department	*Fod Con									
Semester		L	Course	Categ	Seme	ester Exam				
Course Code		U23ECT101	Period	Credit	Maxim	num Marks				
		OZOLOT TOT	L.	Т	Р	С	CAM	ESE	TM	
Course Name	Circ	cuits and Networks	3	-	_	3	25	75	100	
Prerequisite	Lapl: On c	BT Mapping (Highest Leve								
	On c	On completion of the course, the students will be able to								
	CO1	Infer the fundamental laws ar	K2							
Course	CO2	Apply the knowledge of basic network.		КЗ						
Outcome	CO3	Evaluate Steady state respor voltages.	nse and und	erstand	alternat	ing curre	nt and	K3		
	CO4	Demonstrate the concepts of Network Functions and paran	two port ne	tworks a	ind solv	e differer	nt	K3	3	
	CO5	Design the different passive f applications	ilters and at	tenuator	s for va	rious		КЗ		

UNIT-I CIRCUIT ELEMENTS AND KIRCHHOFF'S LAWS	Perio	ds: 12
Basic definitions: Voltage, Current, Power and Energy -Resistance Parameter, Inductance I Capacitance Parameter - Independent Energy Sources - Kirchhoff's Voltage Law, Kirchhoff's C - Voltage and current Division rule - Power in Series and parallel Circuits - Star Delta trans Source Transformation Technique.		1
UNIT-II CIRCUIT THEOREMS FOR ANALYSING AC & DC CIRCUITS (Independent sources only)	Perio	ds: 12
Introduction- Nodal Analysis, Mesh Analysis - Superposition Theorem - Thevenin's Theorem Theorem - Reciprocity Theorem - Compensation Theorem - Maximum Power Transfer Theore and Duality - Tellegen's Theorem - Millman's Theorem - Application of theorems to DC and A		CO2
UNIT-III ALTERNATING CURRENTS & VOLTAGES AND STEADY-STATE RESPONSE	Period	ds: 12
The Sine Wave, Angular Relation, The sine wave equation, Voltage and Current Values of a S Phase Relation - Pure Resistor, Pure Inductor, Pure Capacitor; Impedance Diagram, Phasor Computation of active, reactive and apparent powers- power triangle, power factor STEADY STATE RESPONSE: DC Response of an R-L Circuit, DC Response of an R-C Circu Response of an R-L-C Circuit	r Diagram,	CO3
UNIT-IV TWO PORT NETWORK FUNCTIONS AND PARAMETERS	Period	is: 12
Introduction to two port networks- Driving point impedance and admittance, Transfer impedantitance, Voltage and current Transfer ratio, Concept of pole-zeros in network function - Ompedance (Z) parameters - short circuit admittance (Y) parameters - transmission (ABCD) pand inverse transmission parameters - Hybrid (h) parameters and inverse hybrid parameters - Coetween parameters JNIT-V FILTERS AND ATTENUATORS	pen circuit	CO4
Fundamentals of filters, types of filters- low pass, high pass, band pass and band elimination fi Constant K-filters. Attenuators: Symmetric and asymmetric attenuators- T-attenuators and π- attenuators only	Iters,	CO5
ecture Periods: 60 Tutorial Periods: - Practical Periods: - Total Perio	ds: 60	
extbooks		
 A Sudhakar and Shyammohan S. Palli, "Circuits and Networks: Analysis and Synthesis Education, Fifth edition July 2017 	s", McGrav	v Hill

la

2. A William Hayt, "Engineering Circuit Analysis" 8th Edition, McGraw-Hill Education, 2016

Reference Books

- 1. Valkenberg V., "Network Analysis", 3rd Ed., Prentice Hall International Edition. 2007.
- 2. Hayt and Kemmerly, "Engineering Circuit Analysis", McGraw Hill Education, New Delhi, 8th Ed, 2013.
- 3. Kuo F. F., "Network Analysis and Synthesis", 2nd Ed., Wiley India. 2008.
- 4. PM Chandrashekaraiah, Electric Circuit and Network Analysis" First edition, CBS Publishers, 2015.
- 5. Joseph A. Edminister, Mahmood Maqvi, "Electric Circuits", Schaum's Outline Series, 5th edition, TMH Publishers, 2016

Web References

- 1. https://www.tutorialspoint.com/network_theory/network_theory_twoport_parameter_conversions.htm
- 2. https://www.allaboutcircuits.com/textbook/alternating-current/chpt-8/low-pass-filters/
- 3. https://nptel.ac.in/courses/108/105/108105159/
- 4. https://www.newtondesk.com/network-theory-handwritten-study-notes/
- 5. https://lecturenotes.in/subject/25/network-theory-nt

COs/POs/PSOs Mapping

COs	Program Outcomes (POs)										Program Specific Outcomes (PSOs)				
	PO1	PO2	PO3	PO4	PO5	P06	P07	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
1	3	3	- 3	3	1			7-				1	3	2	To 1914
2	3	3	3	3	1				-	E HE IV		1 .	3	2	7-5
3	3	3	3	3	1					1		1	3	2	
4	3	3	3	3	1				2-1			1	3	2	-
5	3	3	3	3	1				-	-		1	3	2	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

		Continu	End	a de la la			
Assessment	CAT 1	CAT 1 CAT 2		Assignment*	Attendance	Semester Examination (ESE) Marks	Total Marks
Marks	1	0	5	5	5	75	100

^{*} Application oriented / Problem solving / Design / Analytical in content beyond the syllabus



^{*} TE - Theory Exam, LE - Lab Exam

Department	ECE	Programme: B.Tech.									
Semester		Cours	e Cateo	gory:	*End Semester Ex LE			Туре			
Course Code	U23ECP101	Period	ds / Wee	ek	Credit	Maximu	m Mark	5			
Oodisc Oodc	023EGF 101	L	T	Р	С	CAM	ESE	TM			
Course Name	Circuits and Networks Laboratory	0	0	2	1	50	50	100			

Prerequisite			
	On co	ompletion of the course, the students will be able to	BT Mapping (Highest Level)
	CO1	Familiarize with the fundamentals and standards of engineering graphics.	K2
Course Outcome	CO2	Perform drawing of basic geometrical constructions and multiple views of objects.	K2
	CO3	Visualize the isometric and perspective sections of simple solids.	K3
	CO4	Connect side view associate on front view.	K4
	CO5	Correlate sectional views and lateral surface developments of various solids.	K4

List of Exercises

- 1. Study of passive and active components
- 2. Construction of series and parallel circuits using resistors and verification using KVL and KCL
- 3. Verification of mesh and nodal analysis
- 4. Verification of Thevenin's and Norton's Theorem
- 5. Verification of superposition Theorem
- 6. Verification of maximum power transfer theorem
- 7. DC response of RL, RC and RLC circuits
- 8. Determination of Z and Y parameters of a two-port network.
- 9. Determination of ABCD and h parameters of a two-port network.
- 10. Design of LPF and HPF using passive components
- 11. Simulate an LPF and HPF using PSPICE simulation tool and compare the results

Lecture Periods: -	Tutorial Periods: -	Practical Periods: 30	Total Periods: 30
--------------------	---------------------	-----------------------	-------------------

Reference Books

- 1. Valkenberg V., "Network Analysis", 3rd Ed., Prentice Hall International Edition. 2007.
- 2. Hayt and Kemmerly, "Engineering Circuit Analysis," McGraw Hill Education, New Delhi, 8th Ed, 2013.
- 3. Kuo F. F., "Network Analysis and Synthesis", 2nd Ed., Wiley India, 2008.
- 4. PM Chandrashekaraiah, Electric Circuit and Network Analysis" First edition, CBS Publishers, 2015.
- 5. Joseph A. Edminister, Mahmood Maqvi, "Electric Circuits," Schaum's Outline Series, 5th edition, TMH Publishers, 2016

Web References

- https://phet.colorado.edu/sims/html/circuit-construction-kit-dc-virtual-lab/latest/circuit-construction-kitdc-virtual-lab_en.html
- https://www.circuitlab.com/editor/#?id=7pq5wm&from=homepage
- http://vlabs.iitkgp.ac.in/be/#
- http://www.allaboutcircuits.com/technical-articles/an-introduction-to-filters/
- http://www.learnabout-electronics.org/ac_theory/filters81.php

2. A.2.32

COs/POs/PSOs Mapping

COs	Prog	Program Outcomes (POs)												Program Specific Outcomes (PSOs)		
	PO1	PO2	PO3	PO4	PO5	P06	P07	PO8	P09	PO10	PO11	PO12	PS01	PSO2	PSO3	
1	3	3	3	3	-		-	-	-		w .		3	2	2	
2	3	3	3	3		1	-		-	-		-	3	2	2	
3	3	3	3	3	1	-		-	-				3	2	2	
4	3	3	3	3		-	-	-	-			-	3	2	2	
5	3	3	3	3	3	-	-	-	-				3	2	2	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

	Co	ntinuous A	ssess	ment Marks (CA	M)	End		
Assessment		mance in al classes	n nie	Model Practical	Attendance	Semester Examination	Total Marks	
	Conduction of practical	Record work	viva	Examination	Attenuance	(ESE) Marks		
Marks	15	5	5	15	10	50	100	



Department		ECE	Progr	Programme: B. Tech .									
Semester		ı	Cours	r Exam	Type:								
Course Code	e 1123F	ECT202	Period	ds/Weel	k	Credit	Maximu	S					
	O Z O L		L	T	P	С	CAM	ESE	TM				
Course Nam	e Elec	tron Devices	3	-		3	25	75	100				
	On c	On completion of the course, the students will be able to											
	On c	On completion of the course the students ill to the											
	CO1	Explain the basic semiconductor theory concepts about the various diodes											
Course		with its applications.							K1				
Outcome	CO2	Summarize the working principle and characteristics of BJTs and its various configurations.											
	CO3	Interpret the working principle and characteristics of JFET and MOSFETs.											
	CO4	Explain the characteristic of Special Services due to de in the											
	CO5	Discuss the operation of Rectifiers and Regulators.											

UNIT-I SEMICONDUCTOR DIODES

Periods: 09

Diode: PN Junction Diode, Resistance Levels, Diode Equivalent Circuits, Transition and Diffusion Capacitance, Reverse Recovery Time, Zener Diodes, Point - Contact Diode. Diode Applications - Series Diode Configurations - Parallel and Series-Parallel Configurations - Clippers - Clampers - Voltage-Multiplier Circuits.

UNIT-II BIPOLAR JUNCTION TRANSISTORS

Periods: 09

BJT: Construction and operation of NPN and PNP transistors- Current equations, Types of Configurations CO2

UNIT-III FIELD EFFECT TRANSISTORS

Periods: 09

FET: JFETs – Construction and Characteristics, - Pinch off voltage MOSFET- Characteristics- Threshold voltage -Channel length modulation, D-MOSFET, E-MOSFET-Characteristics – Comparison of MOSFET CO3 with JFET, NMOS, PMOS, CMOS.

UNIT-IV SPECIAL SEMICONDUCTOR DEVICES

B.Tech. - Electronics and Communication Engineering

Periods: 09

Metal-Semiconductor Junction- Schottky barrier diode, Varactor diode, Tunnel diode, Dual-Gate MOSFET, FINFET, MESFET, PINFET, CNTFET, Gallium Arsenide device. Power Devices: Construction, CO4 operation and applications of UJT, SCR, DIAC, TRIAC

UNIT-V APPLICATIONS OF SEMICONDUCTOR DEVICES

Periods: 09

Rectifiers and Filters: Half wave, Full wave and bridge rectifier, Ripple factor calculation for C, L, LC and CLC filter. Regulators: Voltage regulators, Shunt voltage regulator, Series voltage regulator, short circuit CO5 protection circuit, Current limiting circuit, Fold back limiting, switching regulator

Lecture Periods: 45

Tutorial Periods: -

Practical Periods: -

Total Periods: 45

Textbooks

- Salivahanan. S, Suresh Kumar. N, Vallavaraj.A, "Electronic Devices and circuits," Fifth Edition, Tata McGraw- Hill, 2012
- 2. Robert L. Boylestad, "Electronic Devices and Circuit Theory," Pearson, 11th edition 2015
- 3. David A. Bell," Electronic devices and circuits," Oxford University higher education, 5th edition 2008

Reference Books

- 1. Sedra and Smith, "Microelectronic Circuits", Oxford University Press, 5th Edition, 2005.
- Donald A Neaman, "Semiconductor Physics and Devices,"4th edition, McGraw Hill Education India Private Ltd., 2011.

2. A. 2.34



- Thomas L. Floyd, "Electronic devices" Conventional current version, Pearson prentice hall, 10th Edition, 2017.
- 4. Balbir Kumar, Shail.B. Jain, "Electronic devices and circuits" PHI learning private limited, 2nd edition, 2014.
- 5. J. Millman, C. Halkias and Chetan D. Parikh, "Integrated Electronics" Tata McGraw Hill, 2nd edition 2010
- 6. Muhammed H. Rashid, "Power Electronics", Pearson Education/PHI, 2004.

Web References

- 1. https://www.electrical4u.com/diode-working-principle-and-types-of-diode/
- 2. https://www.allaboutcircuits.com/video-tutorials/transistors/
- 3. https://onlinelibrary.wiley.com/doi/full/10.1002/inf2.12016
- 4. https://nptel.ac.in/courses/117/106/117106091/
- 5. https://www.electronics-tutorials.ws/

COs/POs/PSOs Mapping

СО	Program Outcomes (POs)									Program Specific Outcomes (PSOs)					
S	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO1 0	PO1 1	PO1 2	PSO 1	PSO 2	PSO 3
1	3	3	3	2	2	1	-,	1	24.			1	3	1	16.3
2	3	3	2	3	2	1) = Y	19_1			1	3	1	
3	3	3	2	3	2	2	·-T	1	- 6			1	3	1	
4	3	2	3	3	2	1	-		-	4-1	-1	1	3	1	1 -
5	3	2	3	2	3	1	M-4.	4.5	-			1	3	1	
6	3	2	3	2	2	1		12-5	es-th			1	3	1	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		Continue	End				
	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Semester Examination (ESE) Marks	Total Marks
Marks	10		5	5	5	75	100

^{*} Application oriented / Problem solving / Design / Analytical in content beyond the syllabus



^{*} TE - Theory Exam, LE - Lab Exam

Department	ECE	Programme: B.Tech.						
Semester		Course	Catego	ry : PC	*En	er Exam	Туре	
Course Code	U23ECP202	Periods	/Week		Credit Maximum Marks			
	020101202	L	Т	Р	С	CAM	ESE	ТМ
Course Name	Electron Devices Laboratory	-	-	2	1	50	50	100

Prerequisite Course Outcome	Mathematics and Physics									
	On completion of the course, the students will be able to									
	CO1	Examine the VI characteristics of various semiconductor diodes	K4							
	CO2	Inspect the Input -Output Characteristics of various configurations of BJT	K4							
	CO3	Distinguish the characteristics of JFET and MOSFET	K4							
	CO4	Illustrate the electrical characteristics SCR and UJT	K4							
	CO5	Predict the diodes used for Rectifiers, Voltage regulators, Clippers and Logic Gates verification	K3							

List of Experiments:

List of Lab Activities and Experiments

- 1. V-I characteristics of semiconductor diodes
 - i) PN Junction diode
 - ii) Point contact diode
 - iii) Zener diode
- 2. Characteristics of BJT in CB configuration
- 3. Determination of input and output characteristics
- 4. Determination of voltage gain, current gain, input and output resistances from the characteristics
- 5. Characteristics of BJT in CE configuration
- 6. Determination of input and output characteristics
- 7. Determination of voltage gain, current gain, input and output resistances from the characteristics
- 8. Characteristics of JFET
 - i) Determination of output and transfer characteristics
 - ii) Determination of pinch-off voltage, rd, gm and μ from the characteristics
- 9. Characteristics of MOSFET
- 10. Determination of output and transfer characteristics
- 11. Determination of pinch-off voltage, rd, gm and μ from the characteristics
- 12. Characteristics of UJT and SCR.
- 13. Characteristics of photonic devices
- 14. Determination of V-I characteristics of LED
- 15. Determination of V-I and intensity characteristics of phototransistor
- 16. Rectifiers and Voltage Regulators
- 17. Determination of ripple factor for different types of rectifiers with and without filters.
- 18. Voltage regulation characteristics of the shunt, series and IC regulators
- 19. Clipper circuits using diodes: Positive, negative, biased and combinational clippers.
- 20. Switching circuit
 - AND and OR logic gates using diodes.
 - ii) NOT gate using transistor

Reference Books

- 1. Sedra and Smith, "Microelectronic Circuits," Oxford University Press, 5th Edition, 2005.
- Donald A Neaman, "Semiconductor Physics and Devices,"4th edition, McGraw Hill Education India Private Ltd., 2011.



- 3. Thomas L. Floyd, "Electronic devices" Conventional current version, Pearson prentice hall, 10th Edition, 2017.
- 4. Balbir Kumar, Shail.B. Jain, "Electronic devices and circuits" PHI learning private limited, 2nd edition, 2014.
- 5. J. Millman, C. Halkias and Chetan D. Parikh, "Integrated Electronics" Tata McGraw Hill, 2nd edition 2010
- 6. Muhammed H. Rashid, "Power Electronics", Pearson Education/PHI, 2004.

Web References

- 1. https://www.industrial-electronics.com/experiments_0.html
- 2. http://www2.ece.ohio-state.edu/ee327/
- 3. http://www.vlab.co.in/broad-area-electronics-and-communications.
- 4. https://www.electrical4u.com/diode-working-principle-and-types-of-diode/
- 5. https://www.allaboutcircuits.com/video-tutorials/transistors/

COs/POs/PSOs Mapping

00	Program Outcomes (POs)									Prog	Program Specific Outcomes (PSOs)				
COs	PO1	PO2	PO3	PO4	PO5	P06	P07	PO8	PO9	PO1 0	PO1 1	PO1 2	PSO1	PSO2	PSO3
1	3	1	3	2	2	-	-	-	-	-	7.2	1	3	1	-
2	3	1	2	2	2	-	-		ř-r	-	-	1	3	1	E -
3	3	2	3	2	2	-		14 - 14	4-1		- 1	_1	3	1	1.51
4	3	2	3	2	2		-	2-1		J. P.E.		1	3	1	-
5	3	2	3	2	2	-	1 - 1	-	1	1.2	-1-	1	3	1	-

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

	Co	ntinuous A	ssess	ment Marks (CA	M)	End		
Assessment	Performance in practical classes			Model Practical	Attendance	Semester Examination	Total Marks	
	Conduction Record vi		viva	Examination	Attenuance	(ESE) Marks		
Marks	15	5	5	15	10	50	100	



^{*} TE - Theory Exam, LE - Lab Exam

Committee of the control of the cont

Total Secretary Continues of Secretary Contin

processor and accommission exemples in the first

2. A. 2. 38



SRI MANAKULA VINAYAGAR

ENGINEERING COLLEGE

(An Autonomous Institution)
Puducherry



Sixth BoS Meeting

July 21, 2023 (Friday)
Seminar Hall,
Department of Electronics and Communication Engineering

- M.Tech Electronics and Communication Engineering
- M.Tech VLSI and Embedded Systems
- Ph.D Electronics and Communication Engineering

SELECTION OF A SELECT

TABLE OF CONTENTS

BOARD OF STUDIES MEETING
BoS Members
AGENDA OF THE MEETING4
MINUTES OF THE MEETING5
BoS / 2023 / PG/ ECE 6.1
BoS / 2023 / PG/ ECE 6.1
To review and confirm the fifth BoS meeting minutes held on 17th September 2022
BoS / 2023 / PG/ ECE 6.2
To discuss and approve Regulations 2023 (R-2023) for the M.Tech., Programmes for the students admitted from the academic year 2023-24
☐ M.Tech – Electronics and Communication Engineering
□ M.Tech – VLSI and Embedded Systems
BoS / 2023 / PG/ ECE 6.3
To discuss and approve curriculum structure and Syllabi for Semester I and II for M.Tech Electronics and Communication Engineering Programme under the Regulations R-2023
BoS / 2023 / PG/ ECE 6.4
To discuss and approve curriculum structure and Syllabi for Semester I and II for M.Tech VLSI and Embedded Systems Programme under the Regulations R-2023
BoS / 2023 / PG/ ECE 6.5
To appraise and approve the professional electives and employability enhancement courses chosen by the students under Regulations 2020
BoS / 2023 / PG/ ECE 6.6
To ratify the Internship course for PG programmes from the Academic Year 2021-22 onwards
BoS / 2023 / PG/ ECE 6.7
To appraise and approve the list of eligible students called for personal interview for PhI programme in Electronics and Communication Engineering
BoS / 2023 / PG/ ECE 6.8
Any other item with the permission of chair
ANNEYURE _ 1 (A): CURRICULUM
M. Tech – Electronics and Communication Engineering
ANNEXURE - 1 (B): UPDATED SYLLABUS2
M.Tech – Electronics and Communication Engineering2
ANNEYLIDE 2 (A): CURRICULUM
M Tech - VI SI and Embedded Systems3
ANNEXURES – 2 (B) UPDATED SYLLABUS4
M Tech - VLSI and Embedded Systems



SRI MANAKULA VINAYAGAR ENGINEERING GOLLEGE

(An Autonomous Institution) Puducherry - 605 107

6th PG - Board of Studies Meeting in the department of Electronics and Communication Engineering

for the Programme

M.Tech – Electronics and Communication Engineering
M.Tech – VLSI and Embedded Systems
Ph.D – Electronics and Communication Engineering

Venue

Seminar Hall, Department of ECE Sri Manakula Vinayagar Engineering College Madagadipet, Puducherry – 605 107

Date & Time

21-07-2023 & 11.30 am

BOARD OF STUDIES MEETING

The Sixth Board of Studies meeting for PG and Research programs was held on July 21, 2023 at 11:30 AM in the Seminar Hall, Department of ECE, Sri Manakula Vinayagar Engineering College.

BoS Members

SI. No	Name of the Member	Designation
1	Dr. P. Raja Professor and Head, Department of ECE	Chairman
2	Dr. Gerardine Immaculate Mary Professor, Department of Embedded Systems, Vellore Institute of Technology (VIT), Vellore, Tamil Nadu, India	Expert Member (University Nominee)
3	Dr. N. Venkateswaran Professor, Department of ECE, SSN - College of Engineering, Kalavakkam, Tamil Nadu, India	Expert Member (Academic Council Nominee)
4	Dr. V. R. Vijayakumar Associate Professor & Head, Department of ECE, Anna University, Regional Campus, Coimbatore	Expert Member (Academic Council Nominee)
5	Mr. C. Gnanavel General Manager, Production and Technology, Lenovo India Ltd., Puducherry	Industry Member
6	Dr. V. Bharathi, Professor / ECE	Member

	Specialization: Wireless Communication	
7	Dr. R. Ramya, Professor/ ECE	Member
	Specialization: ECE	
8	Dr. R. Kurinjimalar, Professor / ECE	Member
	Specialization: Mobile Satellite Communication	
9	Dr. J. Pradeep, Associate Professor / ECE	Member
	Specialization: Image Processing	
10	Prof. R. Ilaiyaraja, Assistant Professor / ECE	Member
	Specialization: VLSI Design	
11	Dr. T. Gayathri, Professor	Member
	Specialization: Mathematics	
12	Prof. K. Oudayakumar, Associate Professor	Member
	Specialization: Physics	
13	Dr. S. Savithri, Professor	Member
	Specialization: Chemistry	
14	Dr.D. Jaichithra, Associate Professor	Member
	Specialization: English	1900 DOSE CONTROL
Yes	Mr. G. Dharanidharan	
15	Birlasoft Limited, Old Mahabalipuram Road,	Alumni Member
	Chennai – 600096	

AGENDA OF THE MEETING

BoS /2023/PG/ECE 6.1

To review and confirm the minutes of fifth BoS meeting held on 17th September 2023

BoS /2023/PG/ECE 6.2

To discuss and approve Regulations 2023 (R-2023) for the M.Tech., Programmes for the students admitted from the academic year 2023-24

- M.Tech Electronics and Communication Engineering
- M.Tech VLSI and Embedded Systems

BoS /2023/PG/ECE 6.3

To discuss and approve curriculum structure and Syllabi for Semester I and II for M.Tech Electronics and Communication Engineering Programme under the Regulations R-2023

BoS /2023/PG/ECE 6.4

To discuss and approve curriculum structure and Syllabi for Semester I and II for M.Tech VLSI and Embedded Systems Programme under the Regulations R-2023

BoS /2023/PG/ECE 6.5

To appraise and approve the professional electives and employability enhancement courses chosen by the students under Regulations 2020

BoS /2023/PG/ECE 6.6

To discuss about the Internship course for PG programmes from the Academic Year 2021-22 onwards

BoS /2023/PG/ECE 6.7

To appraise and approve the list of eligible students called for personal interview for PhD programme in Electronics and Communication Engineering

BoS /2023/PG/ECE 6.8

Any other item with the permission of chair

MINUTES OF THE MEETING

Dr. P. Raja, Chairman of the Board of Studies (BoS), opened the Sixth BoS meeting for the M.Tech. and Research programs. He then proceeded to discuss the agenda items.

BoS / 2023 / PG/ ECE 6.1

To review and confirm the fifth BoS meeting minutes held on 17th September 2022

The fifth Board of Studies (BoS) meeting for M.Tech. in Electronics and Communication Engineering and M.Tech. in VLSI and Embedded Systems under Regulations 2020 was held on September 17, 2022. The minutes of the meeting were reviewed and confirmed.

Approved and Confirmed

BoS / 2023 / PG/ ECE 6.2

To discuss and approve Regulations 2023 (R-2023) for the M.Tech., Programmes for the students admitted from the academic year 2023-24

- M.Tech Electronics and Communication Engineering
- M.Tech VLSI and Embedded Systems

Members discussed the Regulations 2023 (R-2023) for the following M.Tech. programs for students admitted from the academic year 2023-2024:

- M.Tech. in Electronics and Communication Engineering
- M.Tech. in VLSI and Embedded Systems

Approved and Recommended to the Academic Council

BoS / 2023 / PG/ ECE 6.3

To discuss and approve curriculum structure and Syllabi for Semester I and II for M.Tech Electronics and Communication Engineering Programme under the Regulations R-2023

- In semester I, a High-Speed Electronics theory course has been introduced, with the suggestion from members to update the course content based on modern electronic devices.
- Semester II brought the introduction of a course on "Embedded Processors", with members proposing the inclusion of recent high-speed embedded processors in the syllabus.
- Additionally, members have recommended changing the course title of "Millimeter Wave Communication Networks" to "High-Frequency Communication System" in Semester II, with a syllabus containing 3 units of Millimeter wave communication and 2 units of optical communication.
- Members have expressed their appreciation for the Employability Enhancement Courses and Audit Courses offered in both semesters I and II under Regulations 2023.
- Members have discussed the professional elective course offered in both semesters I and II, as per Regulation 2023.

Approved with minor corrections and Recommended to the Academic Council

All the suggestions are considered and updated in the respective courses. The details are given in

Annexure – I (A): Curriculum of M. Tech – Electronics and Communication Engineering Annexure–I (B): Updated Syllabus M. Tech – Electronics and Communication Engineering

BoS / 2023 / PG/ ECE 6.4

To discuss and approve curriculum structure and Syllabi for Semester I and II for M.Tech VLSI and Embedded Systems Programme under the Regulations R-2023

- Members have suggested changing the course title to "Electronic Design Automation Tools" instead of "Digital System Design" course to provide an advanced level of learning in semester-I. They also suggested including recent automation tools in the syllabus to get more exposure at the industry level.
- The members suggested replacing the embedded networking course with the "Embedded Processors" course in semester 2 to provide knowledge on developing IoT models by utilizing these processors.
- The members appreciated the Employability Enhancement Courses and Audit Courses offered in Regulations 2023.
- Members have discussed the professional elective course offered in semesters 1 and 2 as per Regulation 2023.

Approved with minor corrections and Recommended to the Academic Council

All the suggestions are considered and updated in the respective courses. The details are given in

Annexure – II (A): Curriculum of M. Tech – VLSI and Embedded Systems
Annexure–II (B): Updated Syllabus M. Tech – VLSI and Embedded Systems

BoS / 2023 / PG/ ECE 6.5

To appraise and approve the professional electives and employability enhancement courses chosen by the students under Regulations 2020

List of professional elective courses by the students from M.Tech - VLSI & ES

Semester	Course Code	Course Title					
II.	P20VEE210	Internet of Things					
II .	P20VEE212	Industrial Automation using PLC and SCADA					

Noted and Approved

BoS / 2023 / PG/ ECE 6.6

To ratify the Internship course for PG programmes from the Academic Year 2021-22 onwards

The students from the M.Tech- ECE programme have completed the Internship

Enroll No.	Register No	Name of the Student	Company Name	Duration
211727	21PEC001	Divyadharshini P	Qmax Systems India Pvt. Ltd	1 months
210703	21PEC003	Nithya Valli.P	Qmax Systems India Pvt. Ltd	1 months

The students from the M.Tech- VLSI programme have completed the Internship

Enroll No.	Register No	Name of the Student	Company Name	Duration
210962	21PVE001	Balaji M	Idea Lab, SMVEC	1 months
210864	21PVE002	Nigithadharshini S	Qmax Systems India Pvt. Ltd	1 months
210797	21PVE003	Priyadharshni R	Idea Lab, SMVEC	1 months
211072	21PVE004	Sivaram Kumar R	Idea Lab, SMVEC	1 months
211062	21PVE005	Sivaraman S	Idea Lab, SMVEC	1 months

Members esteemed the progress of the PG Internship.

Noted and Approved

BoS / 2023 / PG/ ECE 6.7

To appraise and approve the list of eligible students called for personal interview for PhD programme in Electronics and Communication Engineering

During the academic year 2022-2023, the Ph.D admission process was discussed by a member. In total, 70 candidates applied for the Ph.D programme, with 11 submitting applications specifically for Electronics and Communication Engineering. Out of those 11 candidates, 7 successfully passed the entrance examination and have been invited for a personal interview

List of eligible candidates called for personal interview

S. No	Name of the Candidate
1	D. Mary Getsy
2	R. Gayathri
3	J. Suganya
4	P. Srividdhya
5	B. Menaga
6	V. M. Navaneetha Krishnan
7	V. Logisvary

Approved and Recommended

BoS / 2023 / PG/ ECE 6.8

Any other item with the permission of chair

The syllabus is well-structured and covers advanced future technology topics. Additionally, the members encourage research scholars to publish their papers in reputable journals.

Dr. P. Raja, Chairman – BoS and Head of Department, Electronics and Communication Engineering, concluded the meeting at 12.30 pm with vote of thanks.

Dr. P. RAJABoard Chairman - ECE

Gerardine

ELECTRONIC PROPERTY OF THE PROPERTY OF

Dr. GERARDINE IMMACULATE MARY

Professor, Department of Embedded Systems, Vellore Institute of Technology (VIT), Vellore (Expert Member - University Nominee)

Lucaly

Dr. N. VENKATESWARAN

Professor, Department of ECE, SSN College of Engineering, Kalavakkam (Expert Member – AC Nominee)

C. Granany

Mr. C. GNANAVEL

Manager, Production and Technology, Lenovo India Ltd., Puducherry (Industry, Member)

> Dr. R. RAMYA Professor/ ECE (Member)

Dr. R. KURINJIMALAR Associate Professor / ECE (Member)

Prof. R. ILAIYARAJA, Assistant Professor / ECE (Member)

Prof. K. OUDAYAKUMAR
Associate Professor / Physics
(Member)

Dr. D. JAICHITHRA Professor / English (Member) Invitation

Dr. V. R. VIJAYAKUMAR

Associate Professor & Head, Department of ECE, Anna University, Regional Campus, Coimbatore (Expert Member – AC Nominee)

mes

Mr. DHARANIDHARAN. G
Associated Functional Consultant,
Birlasoft Limited, Chennai
(Alumni Member)

F. m

Dr. V. BHARATHI Professor / ECE (Member)

Dr. J. PRADEEP
Associate Professor / ECE
(Member)

Dr.T.GAYATHRIProfessor / Mathematics

(Member)

Dr.S.SAVITHIRI Professor / Chemistry (Member) ANNEXURE – 1 (A): CURRICULUM

M.Tech – Electronics and Communication Engineering



SRI MANAKULA VINAYAGAR

ENGINEERING COLLEGE

(An Autonomous Institution)

Puducherry

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

M.TECH.

ELECTRONICS AND COMMUNICATION ENGINEERING

(REGULATIONS-2023)

CURRICULUM & SYLLABI



VISION AND MISSION OF THE INSTITUTE

VISION

To be globally recognized for excellence in quality education, innovation and research for the transformation of lives to serve the society.

MISSION

M1: Quality Education To provide comprehensive academic system that amalgamates the

cutting edge-technologies with best practices

M2: Research and

Innovation

To foster value-based research and innovation in collaboration with industries and institutions globally for creating intellectuals with new

avenues

M3: Employability and

Entrepreneurship

To inculcate the employability and entrepreneurial skills through value

and skill-based training

M4: Ethical Values To instill deep sense of human values by blending societal righteousness

with academic professionalism for the growth of society

VISION AND MISSION OF THE DEPARTMENT

VISION

Facilitate academic excellence and research among Electronics and Communication Engineers to meet the Global needs with high competence and ethical professionalism

MISSION

M1: Academic

Excellence

To impart learning skills to meet the global challenges in the field of

Electronics and Communication Engineering

M2: Research and

Innovation

To provide excellence in research and innovation through

multidisciplinary specialization

M3: Employability

and

Entrepreneurship

To enhance inter and intrapersonal skills among students to make

them employable and entrepreneurs

M4: Ethics

To inculcate the significance of human values and professional

skills to serve the society

PROGRAMME OUT COMES (POs)

PO1: Exploration of Research:

An ability to independently carry out research/investigation and development work to solve practical problems.

PO2: Technical Skill:

An ability to write and present a substantial technical report/document.

PO3: Expertise in Academics:

Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program.

PO4: Scholarship of Knowledge:

Acquire in-depth knowledge of specific discipline or professional area, including wider and global perspective, with an ability to discriminate, evaluate, analyze and synthesize existing and new knowledge, and integration of the same for enhancement of knowledge.

PO5: Usage of Modern Tools:

Create, select, learn and apply appropriate techniques, resources, and modern engineering and IT tools, including prediction and modelling, to complex engineering activities with an understanding of the limitations.

PO6: Ethical Practices and Social Responsibility:

Acquire professional and intellectual integrity, professional code of conduct, ethics of research and scholarship, consideration of the impact of research outcomes on professional practices and an understanding of responsibility to contribute to the community for sustainable development of society.

PROGRAM EDUCATIONAL OBJECTIVES (PEOs)

PEO1: Technical Knowledge

To develop intellectual combination of technology with modern electronics and communication systems through well-built technical acquaintance

PEO2: Leadership Skill

To endure changes and challenges in the areas of Electronics and Communication Engineering with good leadership skills.

PEO3: Research and Development

To identify the requisite of the nation, industry and come out with innovative solutions to maintain a sustainable position

PEO4: Professional Behavior

To promote competitive graduates global wise in Electronics and Communication Engineering

PROGRAM SPECIFIC OUTCOMES (PSOs)

PSO1: Technical Knowledge in Electronics and Communication Engineering

Ability to understand the technological advancements in the field of electronics and communication by using modern design tools and sub system end processes

PSO2: Competency in Electronics

Apply research ideas to offer solutions for extant problems in areas including signal processing, image processing, consumer electronics, VLSI, Embedded with given requirements

PSO3: Competency in Communication

Ability to develop and provide optimal solutions to subsystems like RF, baseband of modern communication systems and networks.

SEMESTER-I

01		abones d		Periods			0 114-	Max. Marks		
SI. No.	Course Code	Course Title	Category	L T P		Credits	CAM	ESM	Total	
Theo	ory									3, 417
1°	P23MAT101	Probability and Stochastic Process	BS	2	2	0	3	40	60	100
2	P23ECT101	Advanced Digital Communication	PC	3	0	0	3	40	60	100
3	P23ECT102	Millimeter Wave Communication Networks	PC	3	0	0	3	40	60	100
4	P23ECT103	High Speed Electronics	PC	3	0	0	3	40	60	100
5	P23HSTC01	Research Methodology and IPR	HS	2	0	0	2	40	60	100
6	P23ECE1XX	Professional Elective - I	PE	3	0	0	3	40	60	100
Prac	tical	First of Santal	T.N. A.		7.1			441.5		
7	P23ECP101	Advanced Digital Communication Laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC101	Technical Report Writing & Seminar	HS	0	0	4	2	100	0	100
Abil	ity Enhancemen	t Course								
9	P23ECC1XX	Certification Course – I	AEC	0	0	4	-4	100	-	100
10	P23ACT10X	Audit Course - I	AEC	2	0	0	ac-mi	100		100
							21	590	410	1000

SEMESTER-II

SI.	- Oct - Oct			Periods			0114	Max. Marks		
No.	Course Code	ode Course Title Car		L	T	Р	Credits	CAM	ESM	Total
Theo	ry	Our en weg many many lives of			19	H _I			- wa	
1	P23VETC01	Advanced Digital System Design	PC	3	0	0	3	40	60	100
2	P23VETC02	Embedded Processors	PC	3	0	0	3	40	60	100
3	P23VETC03	Embedded System Design	PC	3	0	0	3	40	60	100
4	P23ECT204	Digital Image and Video Processing	PC	3	0	0	3	40	60	100
5	P23ECE2XX	Professional Elective - II	PE	3	0	0	3	40	60	100
6	P23ECEXX	Professional Elective - III	PE	3	0	0	3	40	60	100
Pract	tical									
7	P23ECP202	Digital Image and Video Processing laboratory	PC	0	0	4	2	50	50	100
8	P23HSPC202	Seminar on ICT-a hands on approach	HS	0	0	4	2	100	0	100
Abili	ty Enhancement	Course								
10	P23ECC2XX	Certification Course – II	AEC	0	0	4	-	100	-	100
11	P23ACT20X	Audit Course-II	AEC	2	0	0	-	100	-	100
		Total		1 14			22	590	410	1000

SEMESTER-III

SI.	Course Code	ode Course Title		Periods			Cua dita	Max. Marks		
No.	Course Cour	oodise Title	Category	L	Т	Р	Credits	CAM	ESM	Total
Theo	ry					111				const.
1	P23ECE3XX	Professional Elective - IV	PE	3	0	0	3	40	60	100
2	P23ECE3XX	Professional Elective - V	PE	3	0	0	3	40	60	100
3	P23ECE3XX	Professional Elective - VI	PE	3	0	0	3 .	40	60	100
Proje	ct Work								id Kin	3.3
4	P23ECW301	Project Phase - I	PA	0	0	12	6	50	50	100
5	P23ECW302	Internship	PA	0	0	0	2	100	F 29	100
Mand	atory Course	3. 10.16.16.1.37				to C		THE PER), Fra	
6	P23ECC301	NPTEL / GIAN / MOOC	AEC	0	0	0		100	_ 10:	100
20		Total					17	370	230	600

SEMESTER-IV

SI. No.	Course Code	Course Title	Category	Periods		Cradita	Max. Marks			
	04 - 100 (01)	oodisc ride	Category	L	T	Р	Credits	CAM	ESM	Total
		Pr	oject Work							
1	P23ECW403	Project Phase - II	PA	0	0	24	12	50	50	100
	all sales in the	Total					12	50	50	100

^{*} Professional Elective Courses are to be selected from the list given in Annexure I

BS - Basic Science

HS - Humanity Science

PC - Professional Core

PE - Professional Elective

PA - Project Work

C - Common Course

AEC - Audit Course

AEC - Ability Enhancement Course

Credit Distribution

Semester- I	Semester - II	Semester - III	Semester - IV	Total
21	22	17	12	72

Total number of credits required to complete M.Tech in Electronics and Communication Engineering

72 credits

[#] Ability Enhancement Courses are to be selected from the list given in Annexure II

^{**} Audit Courses are to be selected from the list given in Annexure III

Annexure – A

Sakana deweletinder

PROFESSIONAL ELECTIVE COURSES

I. No.		l (Offered in Semester I) Course Title	
1	P23ECE101	Advanced Microprocessor and Interfacing	
2	P23ECE102	Image Processing and Recognition	
3	P23ECE103	MIMO Systems	
4	P23ECE104	Optical Communication and Networking	
5	P23ECE105	Wireless Sensor Networks and its applications	
Profes	sional Elective -	- II (Offered in Semester II)	
SI. No	Course Code	Course Title	
1	P23VEEC01	Design of Analog and Mixed VLSI Circuits	
2	P23VEEC02	Internet of Things and its Implementation	
3	P23ECE206	Advanced Satellite Communication	
4	P23ECE207	Mobile Communication System	
5	P23ECE208	Statistical Information Processing	
Profes	sional Elective	-III (Offered in Semester II)	
SI. No	Course Code	Course Title	
1	P23VEEC03	System on Chip Design	
2	P23ECE309	Advanced Communication Network	1000
3	P23ECE310	Advanced Radiation Systems	
4	P23ECE311	Embedded Networking and Automation of Electrical System	
5	P23ECE312	Industrial Electronics	
Profe	ssional Elective-	-IV (Offered in Semester III)	
SI. No	Course Code	Course Title	
1	P23VEEC04	Real Time Operating System	
2	P23VEEC05	Cloud computing and Distributed System	
3	P23ECE313	Automotive Embedded System	
4	P23ECE314	Information and Network Security	
5	P23ECE315	RF and Microwave Circuit Design	
Profe	ssional Elective	–V (Offered in Semester III)	
SI. No	Course Code	Course Title	
1	P23VEEC06	Edge Computing	
2	P23ECE316	Cognitive Radio Technology	
3	P23ECE417	Embedded Computing	
4	P23ECE418	Markov Chains and Queuing Systems	
5	P23ECE419	Modeling and Simulation of Wireless Communication Systems	
Profe	essional Elective	–VI (Offered in Semester III)	
SI. No		Course Title	
1	P23ECE420	Unmanned Aerial Vehicle	
2	P23ECE421	Free Space Optical Networks	1
3	P23ECE422	Intelligent Control and Automation	
_			
4	P23ECE423	Multicarrier Wireless Communication	

Annexure – B

ABILITY ENHANCEMENT COURSES

S. No	Course Code	Course Title	Certified By
1	P23XXCX01	Adobe Photoshop	Adobe
2	P23XXCX02	Adobe Animate	Adobe
3	P23XXCX03	Adobe Dreamweaver	Adobe
4	P23XXCX04	Adobe After Effects	Adobe
5	P23XXCX05	Adobe Illustrator	Adobe
6	P23XXCX06	Adobe InDesign	Adobe
7	P23XXCX07	Autodesk AutoCAD -ACU	Autodesk
8	P23XXCX08	Autodesk Inventor - ACU	Autodesk
9	P23XXCX09	Autodesk Revit - ACU	Autodesk
10	P23XXCX10	Autodesk Fusion 360 - ACU	Autodesk
11	P23XXCX11	Autodesk 3ds Max - ACU	Autodesk
12	P23XXCX12	Autodesk Maya - ACU	Autodesk
13	P23XXCX13	Cloud Security Foundations	AWS
14	P23XXCX14	Cloud Computing Architecture	AWS
15	P23XXCX15	Cloud Foundation	AWS
16	P23XXCX16	Cloud Practitioner	AWS
17	P23XXCX17	Cloud Solution Architect	AWS
18	P23XXCX18	Data Engineering	AWS
19	P23XXCX19	Machine Learning Foundation	AWS
20	P23XXCX20	Robotic Process Automation / Medical Robotics	Blue Prism
21	P23XXCX21	Advance Programming Using C	CISCO
22	P23XXCX22	Advance Programming Using C ++	CISCO
23	P23XXCX23	C Programming	CISCO
24	P23XXCX24	C++ Programming	CISCO
25	P23XXCX25	CCNP Enterprise: Advanced Routing	CISCO
26	P23XXCX26	CCNP Enterprise: Core Networking	CISCO
27	P23XXCX27	Cisco Certified Network Associate - Level 2	CISCO
28	P23XXCX28	Cisco Certified Network Associate- Level 1	CISCO
29	P23XXCX29	Cisco Certified Network Associate- Level 3	CISCO
30	P23XXCX30	Fundamentals of Internet of Things	CISCO
31	P23XXCX31	Internet of Things / Solar and Smart Energy System with IoT	CISCO
32	P23XXCX32	Java Script Programming	CISCO
33	P23XXCX33	NGD Linux Essentials	CISCO
34	P23XXCX34	NGD Linux I	CISCO
35	P23XXCX35	NGD Linux II	CISCO
36	P23XXCX36	Advance Java Programming	Ethnotech
37	P23XXCX37	Android Programming / Android Medical App Development	Ethnotech
38	P23XXCX38	Angular JS	Ethnotech
39	P23XXCX39	Catia	Ethnotech
40	P23XXCX40	Communication Skills for Business	Ethnotech
41	P23XXCX41	Coral Draw	Ethnotech
42	P23XXCX42	Data Science Using R	Ethnotech
43	P23XXCX43	Digital Marketing	Ethnotech
44	P23XXCX44	Embedded System Using C	Ethnotech

⁶th BoS Meeting for PG and PhD Programmes

S. No	Course Code	Course Title	Certified By
45	P23XXCX45	Embedded System with IoT / Arduino	Ethnotech
46	P23XXCX46	English for IT	Ethnotech
47	P23XXCX47	Plaxis	Ethnotech
48	P23XXCX48	Sketch Up	Ethnotech
49	P23XXCX49	Financial Planning, Banking and Investment Management	Ethnotech
50	P23XXCX50	Foundation of Stock Market Investing	Ethnotech
51	P23XXCX51	Machine Learning / Machine Learning for Medical Diagnosis	Ethnotech
52	P23XXCX52	IOT Using Python	Ethnotech
53	P23XXCX53	Creo (Modelling & Simulation)	Ethnotech
54	P23XXCX54	Soft Skills, Verbal, Aptitude	Ethnotech
55	P23XXCX55	Software Testing	Ethnotech
56	P23XXCX56	MX-Road	Ethnotech
57	P23XXCX57	CLO 3D	Ethnotech
58	P23XXCX58	Solid works	Ethnotech
59	P23XXCX59	Staad Pro	Ethnotech
60	P23XXCX60	Total Station	Ethnotech
61	P23XXCX61	Hydraulic Automation	Festo
62	P23XXCX61	Industrial Automation	Festo
63	P23XXCX62	Pneumatics Automation	Festo
64	P23XXCX64	Agile Methodologies	IBM
65	P23XXCX65	Block Chain	IBM
66	P23XXCX66	Devops	IBM
	P23XXCX67	Artificial Intelligence	ITS
67 68	P23XXCX68	Cloud Computing	ITS
69	P23XXCX69	Computational Thinking	ITS
	P23XXCX70	Cyber Security	ITS
70		Data Analytics	ITS
71 72	P23XXCX71 P23XXCX72	Databases	ITS
			ITS
73	P23XXCX73	Java Programming Networking	ITS
74	P23XXCX74		ITS
75	P23XXCX75	Python Programming Web Application Development (HTML, CSS, JS)	ITS
76	P23XXCX76		ITS & Palo alto
77	P23XXCX77	Network Security	MathWorks
78	P23XXCX78	MATLAB	Microsoft
79	P23XXCX79	Azure Fundamentals	
80	P23XXCX80	Azure AI (AI-900)	Microsoft
81	P23XXCX81	Azure Data (DP -900)	Microsoft
82	P23XXCX82	Microsoft 365 Fundamentals (SS-900)	Microsoft
83	P23XXCX83	Microsoft Security, Compliance and Identity (SC-900)	Microsoft
84	P23XXCX84	Microsoft Power Platform (Pl-900)	Microsoft
85	P23XXCX85	Microsoft Dynamics Fundamentals 365 – CRM	Microsoft
. 86	P23XXCX86	Microsoft Excel	Microsoft
87	P23XXCX87	Microsoft Excel Expert	Microsoft
88	P23XXCX88	Securities Market Foundation	NISM
89	P23XXCX89	Derivatives Equinity	NISM
90	P23XXCX90	Research Analyst	NISM
91	P23XXCX91	Portfolio Management Services	NISM
92	P23XXCX92	Cyber Security	Palo alto

S. No	Course Code	Course Title	Certified By
93	P23XXCX93	Cloud Security	Palo alto
94	P23XXCX94	PMI – Ready	PMI
95	P23XXCX95	Tally – GST & TDS	Tally
96	P23XXCX96	Advance Tally	Tally
97	P23XXCX97	Associate Artist	Unity
98	P23XXCX98	Certified Unity Programming	Unity
99	P23XXCX99	VR Development	Unity

Annexure- C

AUDIT COURSES

SI. No.	Course Code	Course Title
1	P23ACTX01	English for Research Paper Writing
2	P23ACTX02	Disaster Management
3	P23ACTX03	Sanskrit for Technical Knowledge
4	P23ACTX04	Value Education
5	P23ACTX05	Constitution of India
6	P23ACTX06	Pedagogy Studies
7	P23ACTX07	Stress Management by Yoga
8	P23ACTX08	Personality Development Through Life Enlightenment Skills
9	P23ACTX09	Unnat Bharat Abhiyan

ANNEXURE - 1 (B): UPDATED SYLLABUS

M.Tech – Electronics and Communication Engineering

Semester	Course Code	Course Title
1	P23ECT103	High Speed Electronics
11-	P23VETC02	Embedded Processors

Semester	Course Code	Course Title
	P23ECE101	Advanced Microprocessor and Interfacing
II .	P23VEEC02	Internet of Things and its Implementation

Department		ECE	Progra	mme: M.	Tech I	ECE			
Semester		1	Cour		ster Exam Type TE				
Course			Pe	eriods/W	eek	Credi	t Max	kimum N	∕larks
Code		P23ECT103	L	Т	Р	С	CAM	ESE	TM
Course Name	Hi	gh Speed Electronics	3	0	0	3	40	60	100
Prerequisite								DTM	apping
	On cor	mpletion of the course, the s	students v	vill be abl	e to		LEVET I		st Leve
Paul Ha	CO1	Understand the concept of Characteristics						1 12 2 5	2
Course	CO2	BJT	Marie 1	2					
Outcome	CO3		2						
	CO4		2						
	CO5	2							
Unit-l	Semic	onductor Material Charac	teristics					Period	s: 09
Unit-II Homojunction	Device	junction Device es (BJT and FET): Structure rtical expressions) - small s	e - band d ignal swite	iagram - c	operation dels	- I–V ar	nd C–V	Period	s: 09 CO2
Unit-III		Device						Period	s: 09
MOS Diode: Savalanche injourned - o and punch the	Structur ection - peration rough -	e - band diagram - operation high field effects and break n - I–V and C–V characterist sub-threshold current -scal SFET - buried channel MO	down; He stics (anal ling down	eterojunct ytical exp ; Alternat	ion Base ressions) e High k-	d MOSF - MOSF dielectric	ET: Band ET breal	l diagran kdown	n CO3
Unit-IV	Advar	nced Device						Period	ls: 09
diagram - ope	eration -	ices: AlGaAs/ GaAs, InP ar - I–V and C–V characteristion hetero-junction transistor fo	cs (analyti	cal expre	ssions) -				CO4
Unit-V		cation and Characterization						Period	ls: 09
Crystal Grow and oxidization lithography to techniques; C	th and Non techrechnique Characte	Nafer Preparation: Epitaxy niques - masking and lithoges) - metallization - bipolar aerization Techniques: Four eterization and DLTS	- diffusion raphy tecl and MOS	ion imp nniques (integratio	optical, e	-beam a ques - inf	nd other terface p	advance assivatio	d
Lecture Peri			Practic	al Perio	ds: -		Total Per	iods: 45	5
Textbooks									
Pre	ntice H	Gupta and Amitava Das (all of India,2012. "Introduction to Semicondu							

- 3. M. J. Madou, Fundamentals of Microfabrication, 2nd Edition, CRC Press, 2011.
- 4. P. Bhattacharya, Semiconductor Optoelectronics Devices, 2nd Edition, PHI, 2009

Reference Books

- 1. S. M. Sze, "Physics of Semiconductor Devices", 3rd edition, John Wiley and Sons,2007. 2. J. Singh, "Semiconductor Devices: Basic Principles", John Wiley and Sons,2007.
- 3. J. P. McKelvey, Introduction to Solid State and Semiconductor Physics, Harper and Row and John Weathe Hill.
- 4. Cheng T. Wang, Ed., Introduction to Semiconductor Technology: GaAs and Related Compounds, John Wiley & Sons, 1990.



 Donald A Neamen, Semiconductor Physics and Devices: Basic Principles, McGraw-Hill (1997) ISBN 0-256-24214-3

Web References

- 1. https://nptel.ac.in/courses/117104071/
- 2. https://cosmolearning.org/courses/high-speed-devices-circuits/
- 3. https://www.docsity.com/en/lecture-notes/subjects/high-speed-electron-devices/
- 4. https://www.researchgate.net/journal/International-Journal-of-High-Speed-Electronics-and-Systems-0129-1564
- 5. https://ieeexplore.ieee.org/document/6647520

COs/POs/PSOs Mapping

00	Program Outcomes (POs)						Program Specific Outcomes (PSOs		
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	1	1	1	(17- <u>1</u> 11-1		1000	Provide BOO	3
2	2	1	2	1		N/Paris N	1	H 57 - 14 - 10 - 1	3
3	2	1	2	1	1-1		1	entenda i esta	3
4	2	2	2	1		1-4-7	1		3
5	2	2	1	1			1	3	3

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

		Contin	uous Asse	essment Marks (CAM)	End Semester	T
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Total Marks
Marks	1	0	15	10	5	60	100

**Assignment to be given from Unit-5



^{*} TE – Theory Exam, LE – Lab Exam

Department		ECE	Progran	nme: M.	Tech. E0				
Semester		II	Cours	se Categ	ory: PC	*End		ter Exar TE	n Type:
Course			Periods	/Week		Credit	Maxim	num Mai	rks
Code		P23VETC02	L	Т	Р	С	CAM	ESE	TM
Course Name		mbedded Processors	3	0	0	3	40	60	100
(Common to	M.Ted	ch ECE and M.Tech – VLS	SI & ES)						
Prerequisite	Micro	controller							
	On co		(H	Mapping lighest .evel)					
		Analyze the architectures of							3
Course Outcome	CO2	Identify an appropriate on communication	hip periph	erals for	serial an	d paralle			2
	CO3	Examine the functions of AF	RM proce	ssors					3
	CO4	Develop real time application	ns using	ARM pro	cessors				3
		Develop a firmware for emb							3
	1000	Develop a minimare for emis	oudou up	P.104.101.1				I	
	Introc	luction to Embedded Proc	accare					Peri	ods: 9
Architecture, SOC Memory Unit-II Memory - Inte Capture Mode I2C interface, Unit-III Architecture operation - Do Temperature Unit-IV Interfacing the	Overvi System Emberruptse - Cor Analog ARM /A and sensin Real v	e and Complexity. Process ew of SOC external memor m, Models of Simple Process edded Processors on Chip - I/O Ports-Timers & Real mpare Mode-PWM Mode - S g Comparator, Analog interfa Processor I Controller – Registers, Pip A/D converter, sensors, act g, Light sensing, Introduction World Interfacing Using AF herals to LPC2148: GSM ar	ry, Internation of the Internati	al Memory internals als ck (RTC munication data acquanization d their internal their essor sing UAF	ry, Scratoraction, S), Watch on moduluisition. 1 3 stage of the sta	dog time le - USA & 5 sta - Case rt home of	er - CCF RT - SF ge, Thui study- I concepts	Peri Peri Peri Peri Peri Peri Peri Peri	iods: 9 es - ce -CO2 iods: 9 e of ock, CO3 iods: 9
EEPROM usi	ng I2C	, SD card interface using SP	I, on-chip	DAC for	waveforr	n genera	ation.		"CO4
Unit-V		Cortex Processors							iods: 9
system designapplications,	n. CC need	CORTEX series, improvem DRTEX A, CORTEX M, Co of operating system in de ent for ARM Cortex, Surve	ORTEX Inveloping	R proces complex	sors ser applica	ies, vers tions in	sions, fe embedo	eatures ded syst	and em,CO5
Lecture P	eriods	s: 45 Tutorial Periods:	- P	ractical	Periods:		Tota	l Period	s: 45
Textbooks									
Wile 2. Lyla	ey India B. Das	nd T. Givargis, "Embedded s a Pvt. Ltd., 2002. s, "Architecture, Programmin age, 1st Edition, 2017.							

Reference Books

- 1. Andrew Sloss, Dominic Symes, Chris Wright, "ARM System Developer's Guide Designing and Optimizing System Software", ELSEVIER
 2. Joseph Yiu, "The Definitive Guide to the ARM Cortex-M", Newness, ELSEVIER
- 3. Embedded Systems: Real-Time Interfacing to ARM Cortex-M Microcontrollers, 2014, Jonathan W Valvano CreateSpace publications ISBN: 978-1463590154.



Web References

- 1. LPC 214x User manual (UM10139): www.nxp.com 2. LPC 17xx User manual (UM10360): www.nxp.com 3. ARM architecture reference manual: www.arm.com

- 4. http://processors.wiki.ti.com/index.php/HandsOn_Training_for_TI_Embedded_Processors
- 5. http://processors.wiki.ti.com/index.php/MCU_Day_Internet_of_Things_2013_Workshop

COs/POs/PSOs Mapping

COs		Prog	ram Out	comes (POs)		Program Specific Outcomes (PS			
COS	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	3	3	3	3	3	- 1	3	2		
2	3	3	3	3	3	-	3	2		
3	3	3	3	3	3	10 a - 10 1	3	2		
4	3	3	3	3	3	Enreal F	3	2		
5	3	3	3	3	3		3	2		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

		Contin	uous Asse	essment Marks (CAM)	End Semester	BU CHO	
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Total Marks	
Marks	1	0	15	10	5	60	100	

**Assignment to be given from Unit-5



Department		ECE				me: M.T	ecn E	CE	vom		
Semester		1	-	e Categ PE			Ту	nester E pe: TE			
Course		D02F0F404	Pe	riods/W	T	Credit	r.l	imum V			
Code		P23ECE101	L	Т	Р	С	CAM	ESE	TM		
Course Name	Adı	vanced Microprocessor and Interfacing	3	0	0	3	40	60	100		
Prerequisite	-					11 = 1					
		On completion of the cou	ırse, the	student	s will b	e able to		BT Ma	pping t Level		
	CO1	Explain advanced microproc	cessor arc	hitecture	e			K	2		
Course	CO2	Interpret modular programm		K	2						
Outcome	CO3	Describe organization PIC16			ollers	VE H. S		K	2		
	CO4	Interface peripheral devices	with PIC	16F877	Microco	ntrollers		K	(3		
	CO5	Dosign and develop on Micr	esign and develop on Microcontroller Based system design								
	CU5	Design and develop on who	OCOTILION	J. Buoos							
		A	itaatura					Pe	riods:		
Unit - I	Adv	anced Microprocessor Archessor Archessor Architecture-Real mode	mamary	address	ing – Pro	otected M	lode Mei				
addragging -	-Memo	ory paging - Data addressing r ressing modes – Data movem	modes – I	Program	memor	y address	ing moa	es –	CO1		
Arithmetic a	nd Log	ic Instructions							riods:		
Unit - II	Mod	Iular Programming and its C	concepts		:	and tooks	ology m		illous.		
Fundamenta	al of hig	gh-level synthesis, Logic synth	nesis, Log cic. Timin	gic optimi	zation A	and techn Area optin	ology III. nization	арріпу,	CO2		
Lookup table		nology mapping, Timing analys Microcontroller	515, 1111111	g optimi	Zalion, 7	tica optii	mzation	Pe	eriods:		
Architecture	- mer	nory organization – addressin	g modes	– instruc	tion set	– PIC pro	ogrammi	ng in	соз		
Assembly &	C -1/C	port, Data Conversion, RAM	& ROM	Allocatio	n, Timer	program	ming				
Unit - IV	Peri	ipheral of Pic Microcontrolle	er					<u>i</u>	eriods:		
Timers – Int	errupts -Flash	s, I/O ports- I2C bus-A/D conv and EEPROM memories.	erter-UAI	RT- CCF	module	es -ADC,	DAC and				
Unit - V	Inst	ructional Activity							eriods:		
Microcontro	ller bas	sed system design: Interfacing	LCD Dis	splay - K	Ceypad I	nterfacing	g - Gene	ration of			
Gate signals	s for co	onverters and Inverters - Moto	r Control	Control	olling DC	AC app	ilances -		CO5		
		requency – Standalone Data A		n Systen Practical	Period	s: -	Tota	al Period	s: 45		
Lecture F Textbooks	eriods	5: 45 Tutoriai Periods:	<u> </u>	Tactical	Teriou	J	100	31100			
Danny System Daniele patterns Marilyn Physica Reference B	s: Usir Lacar s, and Wolf al Syste ooks	ey, Rolin McKinlay and Mung Assembly and C for PIC18' mera, 'Embedded Systems Arbest practices to produce robu'PIC Embedded System Integems (CPS)', Elsevier Science "Programming and customizing"	, Microdig rchitectur ust syster erfacing: I & Techno ng the 80	gitaled, 2 e: Exploins', Pacl Design follogy, 20 51 micro	.016 re archit kt Publis or the I	tectural canding Limiternet-o	oncepts, ted, 201 f-Things McGraw	pragmate 8 (IoT) ar	tic designed Cybe		
2. Rajkam Pearso 3. I Scott 4. MS M	ial,". N n, 2012 Macke ohanai	Microcontrollers-Architecture,	Program The Midicrocontro	iming, I cro contr oller Pro	nterfacir oller", P	ng & Sy earson, F	ourth ed	ition 201	2 eaitic		

A. 2.65

 William Jayden,". Interfacing PIC Microcontrollers to Peripherial", Createspace Independent Publishing Platform, 2017

Web References

- 1. http://www.nptel.iitm.ac.in
- 2. http://www.microchip.com/design-centers/microcontrollers
- 3. https://learn.mikroe.com/
- 4. https://microcontrollerslab.com/pic-microcontroller-architecture/
- 5. https://nptel.ac.in/courses/117/104/117104072/

COs/POs/PSOs Mapping

00-		Prog	ram Out	comes	(POs)		Program Specific Outcomes (PSOs)				
COs	P01	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3		
1	2		3	3	sul-tra	1	3		3		
2	2		3	3	102 51	1	3	are contrained.	3		
3	2		3	3	Ne also	1	3	A SHANITER TO THE	3		
4	2		3	3		1	3	-	3		
5	2	2	3	3	2	1	3	Factorist and an inch	3		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

100		Contin	uous Ass	essment Marks (End Semester	THE PARTY		
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Total Marks	
Marks	1	0	15	10	5	60	100	

"Assignment to be given from Unit-5



^{*} TE – Theory Exam, LE – Lab Exam

epartment		ECE		Pr	ogrami	me. r	VI. 1 C	e <mark>ch E</mark> nd Sem	octor E	vam
Semester			Cours	se Cate	egory:			Typ	e: TE	
			Per	riods/W	/eek	Cre	edit		mum M	
Course Code		P23VEEC02	L	Т	P`	C		CAM	ESE	TM
Course Name	Ir	nternet of Things and its Implementation	3	0	0		3	40	60	100
Prerequisite	Nil	sicartus apilalaris aprilsi as k	pirani s							
		On completion of the cou							(Hi	apping ghest evel)
Course	CO1	Articulate the main concepts,	key techi	nologies	s, streng	th an	d lim	itations		K2
Outcome	CO2	of IoT Identify the architecture, infra	structure	models	of IoT					K2
	CO2	Analyze the networking and h	ow the s	ensors a	are com	munio	cate	d in IoT.		K3
	CO3	Analyze and design different	models for	or IoT in	nolemer	tation	n.	ick <u>i</u> llad		K3
	CO4	Identify and design the new n	andole fo	r market	t strateo	ic inte	eract	tion.		K3
	CO5	Identify and design the new h	ioueis io	I IIIaike	Collatog	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
									Dor	ode: 9
- IoT Enabl	machin	oduction to Internet of Things les – Evolution of IoT – Web 3. chnologies – IoT Architecture n –Smart Objects and Connec	0 view of	ge and	Cloud Ir	י וסור	-ru	nctional	ics of lo	וכ
Rise of the IoT Enable In IoT eco IoT e	machin ing Tec system	tes – Evolution of IoT – Web 3. Chnologies – IoT Architecture – In –Smart Objects and Connected Modeling Language (UML)	0 view of Fog, Ed cting Sm	ge and art Objection	ects - I	oT le	evels	and de	ics of lo blocks of ployment	T of CO
Rise of the IoT Enable an IoT economic templates. Overview of Functional I	maching Tecosystem of Unification Model,	tes – Evolution of IoT – Web 3. Chnologies – IoT Architecture – A – Smart Objects and Connected Modeling Language (UML) Communication Model, Securit	0 view of Fog, Ed cting Sm I IoT Mo y Model.	art Object	ects - I	oT le	– Fu evels el, In	and de	ics of lo blocks of eployment on Mode	T of nt CO
Rise of the IoT Enable an IoT economic templates. Overview of Functional I Unit - II Middleware	maching Techniques of Unified Model, Mide archites	tes – Evolution of IoT – Web 3. chnologies – IoT Architecture – n – Smart Objects and Connected Modeling Language (UML) Communication Model, Securited IoT ecture of RFID, WSN, SCADA, MADA MADA MADA MADA MADA MADA MADA	0 view of Fog, Ed cting Sm 1. IoT Moy Model. 2M – Internet Mot	art Objection of the control of the	Cloud if ects - I commain collity cha	Mode	evels el, In	and de	ployment on Mode Per ptocols 5G in lo	T of CO
Rise of the In International	machin ing Tec system of Unific Model, Mid archite SN,SC	tes – Evolution of IoT – Web 3. chnologies – IoT Architecture – n –Smart Objects and Connected Modeling Language (UML) Communication Model, Securite dleware and Protocols of IOT ecture of RFID, WSN, SCADA, MADA, M2M- Zigbee, KNX, BACK pological Requirements of 5G Schoological Requireme	0 view of Fog, Ed cting Sm 1. IoT Moy Model. 2M – Intervet, MOE cystems -	odels: Deroperate DBUS - Cerspe	Cloud in ects - I commain collity challeng ctives a	Mode	evels el, In	and de	ployment on Mode Per otocols 5G in load	of co
Rise of the - IoT Enabl an IoT eco templates. Overview of Functional I Unit - II Middleware for RFID,W Middleware Toward 5G	maching Technists of Unified Model, Mide archited SN,SC (Technic (COM)	les – Evolution of IoT – Web 3. chnologies – IoT Architecture – a –Smart Objects and Connected Modeling Language (UML) Communication Model, Securit dleware and Protocols of IOT ecture of RFID, WSN, SCADA, MADA, M2M- Zigbee, KNX, BACI hological Requirements of 5G SPaaS Middleware) – Resource manufication and Networking	0 view of Fog, Ed cting Sm 1. IoT Moy Model. 2M – Intervet, MOE systems - manager	eroperation Perspending	Cloud in ects - In command com	Mode Mode alleng ges Ir	evels el, In jes o ntrod Midd	and de an	ployment on Mode Per otocols 5G in load	of contact of the con
Rise of the - IoT Enabl an IoT eco templates. Overview of Functional I Unit - II Middleware for RFID,W Middleware Toward 5G Unit - III IoT Access	machining Techning Technical Model, Mide archited SN,SC (Technical Computation of Technical Constitution of Technical Cons	tes – Evolution of IoT – Web 3. chnologies – IoT Architecture – a –Smart Objects and Connected Modeling Language (UML) Communication Model, Securited Meware and Protocols of IoT ecture of RFID, WSN, SCADA, MADA, M2M- Zigbee, KNX, BACI hological Requirements of 5G SP aaS Middleware) – Resource munication and Networking ologies: Physical and MAC layers and Networks – Optimizing Israined Networks – Opti	0 view of Fog, Ed Cting Sm 1. IoT Moy Model. 2M — Intervet, MOE Systems - manager ers, topologray was a constructed to the construction of the	eroperate DBUS - (Perspendent in Perspendent in Per	Cloud in ects - In commain consists challeng ctives a loT	Mode Mode alleng ges Ir nd a l	evels el, In jes o ntrod Midd EEE	f IoT-Prouced by lleware /	ployment on Mode Per otocols 5G in Ic Approac Pei 4, nstraine	of contact con
Rise of the - IoT Enabl an IoT eco templates. Overview of Functional I Unit - II Middleware for RFID,W Middleware Toward 5G Unit - III IoT Access 802.15.4g, Nodes and Power and	machining Techning Techning Techning Model, Mide archited SN,SC e(Technic (COM) Control Techning Techn	tes – Evolution of IoT – Web 3. chnologies – IoT Architecture – a –Smart Objects and Connected Modeling Language (UML) Communication Model, Securited Meware and Protocols of IoT ecture of RFID, WSN, SCADA, MADA, M2M- Zigbee, KNX, BACI hological Requirements of 5G SPaaS Middleware) – Resource mmunication and Networking ologies: Physical and MAC layers (1901.2a, 802.11ah and Logarined Networks – Optimizing If Networks	O view of Fog, Ed cting Sm I IoT Moy Model. 2M – Intervention of Models cystems – manager ers, topolograwan For IoT:	eroperab DBUS - (Perspe ment in Ogy and - Netwo	Cloud in ects - In Domain Challeng ctives a loT	Mode Mode Mode Malleng ges Ir nd a I	es ontrod Midd	and de an	Per Protocols Spin Ica Approac Per Protocols Approac Per Protocols	iods: 9
Rise of the - IoT Enabl an IoT eco templates. Overview of Functional I Unit - II Middleware for RFID,W Middleware Toward 5G Unit - III IoT Access 802.15.4g, Nodes and Power and Unit - IV Introduction	machining Techning Technical Model, Midder architer SN,SC (Technical Construction B02.15) Construction To Pyther Stephen Techning Technical Construction To Pyther Stephen B02.15	tes – Evolution of IoT – Web 3. chnologies – IoT Architecture – a –Smart Objects and Connected Modeling Language (UML) Communication Model, Securited Meware and Protocols of IoT ecture of RFID, WSN, SCADA, MADA, M2M- Zigbee, KNX, BACI hological Requirements of 5G SP aaS Middleware) – Resource munication and Networking ologies: Physical and MAC layers and Networks – Optimizing Israined Networks – Opti	O view of Fog, Ed cting Sm I IoT Moy Model. 2M – Intervention of Models ers, topologrammers, topologrammers or tools, on the or tools, or	eroperate DBUS - 0 Persperant in 1 Persperant	Cloud in ects - In commain challeng ctives a loT commain crives a loT commain challeng ctives a loT command co	Mode Mode alleng ges Ir nd a I ty of I Pr: IP N to 6	es o o ntrod Midd EEEE vers 3Lo,	f loT-Prouced by lleware And long, Co Routing	Per Protocols Approac Per Protocols For Notice Per Protocols	iods: 9
Rise of the - IoT Enabl an IoT eco templates. Overview of Functional I Unit - II Middleware for RFID,W Middleware Toward 5G Unit - III IoT Access 802.15.4g, Nodes and Power and Unit - IV Introduction developing concepts v	machining Technology (Technology Construction Lossy) IOT	tes – Evolution of IoT – Web 3. Chnologies – IoT Architecture – a –Smart Objects and Connected Modeling Language (UML) Communication Model, Security dleware and Protocols of IoT ecture of RFID, WSN, SCADA, MADA, M2M- Zigbee, KNX, BACI hological Requirements of 5G States and Middleware) – Resource munication and Networking ologies: Physical and MAC layers, 4901.2a, 802.11ah and Logarined Networks – Optimizing If Networks Timplementation Tools thon, Introduction to different Iot r-based application through embon, Implementation of IoT with structional Activity: Application	O view of Fog, Ed cting Sm I IoT Moy Model. 2M — Intervention of Models cystems — manager ers, topological of Tools, of To	eroperab DBUS - (Persperant in Persperant in	Cloud in ects - In command tudies	Mode Mode Mode Malleng ges Ir nd a l	es on trod Midd EEEE vers SLo,	and de an	Per over Lo	iods: 9
Rise of the - IoT Enabl an IoT eco templates. Overview of Functional I Unit - II Middleware for RFID,W Middleware Toward 5G Unit - III IoT Access 802.15.4g, Nodes and Power and Unit - IV Introductio developing concepts v Home auto	machin ing Technology of Unified Model, Mide archited SN,SC (COMINICAL CONSTRUCTION OF TECHNOLOGY OF	les – Evolution of IoT – Web 3. chnologies – IoT Architecture – a –Smart Objects and Connected Modeling Language (UML) Communication Model, Securite dleware and Protocols of IoT ecture of RFID, WSN, SCADA, MADA, M2M - Zigbee, KNX, BACI hological Requirements of 5G SPaaS Middleware) – Resource mmunication and Networking ologies: Physical and MAC layers, 1901.2a, 802.11ah and Logarined Networks – Optimizing II Networks Timplementation Tools thon, Introduction to different Iot r-based application through em	O view of Fog, Ed cting Sm I IoT Moy Model. 2M — Intervention of Models cystems — manager ers, topological of Tools, of To	eroperab DBUS - (Persperant in Persperant in	Cloud in ects - In command tudies	Mode Mode Mode Malleng ges Ir nd a l	es on trod Midd EEEE vers SLo,	and de an	Per over Lo	of o



Textbooks

- 1. Honbo Zhou, "Internet of Things in the cloud: A middleware perspective", CRC press, 2012.
- 2. Vijay Madisetti and Arshdeep Bahga, "Internet of Things (A Hands-onApproach)", VPT, 1st Edition, 2014.
- 3. Holler, Jan., Tsiatsis, Vlasios., Mulligan, Catherine., Karnouskos, Stamatis., Avesand, Stefan., Boyle, David. Internet of Things. Netherlands: Elsevier Science, 2014.

Reference Books

- Pethuru Raj and Anupama C. Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", CRC Press, 2017.
- Constandinos X. Mavromoustakis, George Mastorakis, Jordi MongayBatalla, "Internet of Things (IoT) in 5G Mobile Technologies" Springer International Publishing Switzerland 2016.
- 3. Dieter Uckelmann, Mark Harrison, Florian Michahelles, "Architecting the Internet of Things" Springer-Verlag Berlin Heidelberg, 2011.

Web References

- 1. http://www.abouttheinternetofthings.com/category/iot-features/
- 2. https://connectedworld.com/
- 3. https://nptel.ac.in/courses/106/105/106105166/
- 4. https://lecturenotes.in/subject/370/internet-of-things-iot
- 5. https://www.codeproject.com/Learn/IoT/

COs/POs/PSOs Mapping

COs		Program Outcomes (POs)						Program Specific Outcomes (PSOs)		
	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	2		3	3	A Tel G	1	3	N 10 2 19 18	3	
2	2		3	3		1	3	14 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	3	
3	2	4 F - 1	3	3		1	3		3	
4	2	ST STATE	3	3		1	3		3	
5	2	2	3	3	2	1	3		3	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

		Contin	uous Asse	End Semester			
Assessment	sment CAT CAT M		Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Total Marks
Marks	1	0	15	10	5		100
	- 10		10	10	5	60	100

**Assignment to be given from Unit-5



^{*} TE - Theory Exam, LE - Lab Exam

ANNEXURE - 2 (A): CURRICULUM

M.Tech - VLSI and Embedded Systems



SRI MANAKULA VINAYAGAR

ENGINEERING COLLEGE

(An Autonomous Institution)

Puducherry

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

M.TECH.

VLSI AND EMBEDDED SYSTEMS

(REGULATIONS-2023)

CURRICULUM & SYLLABI



VISION AND MISSION OF THE INSTITUTE

VISION

To be globally recognized for excellence in quality education, innovation and research for the transformation of lives to serve the society.

MISSION

M1: Quality Education	To provide comprehensive academic system that amaigamates the cutting edge-technologies with best practices
M2: Pecearch and	To foster value-based research and innovation in collaboration with

M2: Research and Innovation	industries and institutions globally for creating intellectuals with new avenues
Linds have the been a record	T : 1 to the appropriate and entropropourial skills through value

M3: Employability and Entrepreneurship	To inculcate the employability and entrepreneurial skills through value and skill-based training

VISION AND MISSION OF THE DEPARTMENT

VISION

Facilitate academic excellence and research among Electronics and Communication Engineers to meet the Global needs with high competence and ethical professionalism

MISSION

M1: Academic Excellence	To impart learning skills to meet the global challenges in the field of Electronics and Communication Engineering
M2: Research and Innovation	To provide excellence in research and innovation through multidisciplinary specialization
M3: Employability and Entrepreneurship	To enhance inter and intrapersonal skills among students to make them employable and entrepreneurs
M4: Ethics	To inculcate the significance of human values and professional skills to serve the society

PROGRAMME OUTCOMES (POs)

PO1: Exploration of Research:

An ability to independently carry out research/investigation and development work to solve practical problems.

PO2: Technical Skill:

An ability to write and present a substantial technical report/document.

PO3: Expertise in Academics:

Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program.

PO4: Scholarship of Knowledge:

Acquire in-depth knowledge of specific discipline or professional area, including wider and global perspective, with an ability to discriminate, evaluate, analyze and synthesize existing and new knowledge, and integration of the same for enhancement of knowledge.

PO5: Usage of Modern Tools:

Create, select, learn and apply appropriate techniques, resources, and modern engineering and IT tools, including prediction and modelling, to complex engineering activities with an understanding of the limitations.

PO6: Ethical Practices and Social Responsibility:

Acquire professional and intellectual integrity, professional code of conduct, ethics of research and scholarship, consideration of the impact of research outcomes on professional practices and an understanding of responsibility to contribute to the community for sustainable development of society.

PROGRAM EDUCATIONAL OBJECTIVES (PEOs)

PEO1: Technical Knowledge

Graduates will be able to develop an insightful combination of modern electronics and communication technology through technical knowledge.

PEO2: Research and Development

Enhance analytical and thinking skills to develop initiatives and innovative ideas for research and development, industry and societal requirements.

PEO3: Leadership

Inculcate the qualities of teamwork as well as social, interpersonal and leadership skills and adapt to the changing professional environments in the fields of engineering and technology

PEO4: Professional Ethics

Motivate graduates to become good human beings and responsible citizens for the overall welfare of the society.

PROGRAM SPECIFIC OUTCOMES (PSOs)

PSO1: Domain Knowledge

Ability to understand the concepts in Electronics and Communication Engineering and to apply to different fields, such as Consumer Electronics, Communications, Signal Processing, etc.

PSO2: Embedded System Design

Ability to design a system based on the technical knowledge gained for embedded applications in electronics and communications engineering.

PSO3: Professional Competency

Ability to select cutting-edge engineering hardware and software tools to solve complex problems in Electronics and Communication Engineering

SEMESTER-I

SI.	Course Code	Course Title	Category	P	erio	ds	Cradita	Max. Marks		
No.		L T		P	Credits	CAM	ESM	Total		
The	ory	STUDING TO ADJECT THE LINE			len	r kg	THE PERSON			
1	P23MAT102	Applied Mathematics for VLSI	BS	2	2	0	3	40	60	100
2	P23VET101	Electronic Design Automation Tools	PC	3	0	0	3	40	60	100
3	P23VET102	FPGA Based System Design	PC	3	0	0	3	40	60	100
4	P23VET103 VLSI Design Techniques		PC	3	0	0	3	40	60	100
5	P23HSTC01	Research Methodology and IPR	HS	2	0	0	2	40	60	100
6	P23VEE1XX	Professional Elective - I	PE	3	0	0	3	40	60	100
Prac	tical	Bilipartosi diserpalesan iyan 16 u				,				100
7	P23VEP101	VLSI Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSTC02	Technical Report Writing and Seminar	HS	0	0	4	2	100	0	100
Abili	ty Enhanceme	nt Course								
9	P23VEC1XX	Certification Course - I	AEC	0	0	4	ARE BE	100		100
10	P23ACT10X	Audit Course - I	AEC	2	0	0	1	100		100
					7		21	590	410	1000

SEMESTER-II

SI.	Course Code	ourse Code Course Title		Р	erio	ds	Cradita	Max. Marks		ks
No.		PS/ADD 10 DO NOT THE	Category	L T P		Credits	CAM	ESM	Total	
		The	ory				The Line			
1	P23VETC01	Advanced Digital System Design	PC	3	0	0	3	40	60	100
2	P23VETC02	Embedded Processors	PC	3	0	0	3	40	60	100
3	P23VETC03	Embedded System Design	PC	3	0	0	3	40	60	100
4	P23VET204	Low Power Digital VLSI Design	PC	3	0	0	3	40	60	100
5	P23VEE2XX	Professional Elective - II	PE	3	0	0	3	40	60	100
6	P23VEE2XX	Professional Elective - III	PE	3	0	0	3	40	60	100
		Pract	ical							
7	P23VEP202	Embedded System Design Laboratory	PC	0	0	4	2	50	50	100
8	P23HSTC03	Seminar on ICT a hands-on approach	HS	0	0	4	2	100	0	100
		Ability Enhance	ement Cour	rse			12 H 2 H			
10	P23VEC2XX	Certification Course – II	AEC	0	0	4	-	100	-	100
11	P23ACT20X	Audit Course - II	AEC	2	0	0	-	100	_	100
		Total					22	590	410	1000

SEMESTER-III

SI.	Course Code	Codo Course Title	T. Water St.	Periods			0	Max. Marks		rks
No.		Course Title	Category	L	_ T P		Credits	CAM	ESM	Total
		The	ory							
1	P23VEE3XX	Professional Elective - IV	PE	3	0	0	3	40	60	100
2	2 P23VEE3XX Professional Elective - V		PE	3	0	0	3	40	60	100
3	3 P23VEE3XX Professional Elective - VI		PE	3	0	0	3	40	60	100
		Projec	t Work	e Is	gel.	nei	0) 1 9 10		e une	Sur to
7	P23VEW301	Project Phase - I	PA	0	0	12	6	50	50	100
8	P23VEW302	Internship	PA	0	0	0	2	100	0	100
		Ability Enhance	ement Cou	rse						
10	P23VEC301	NPTEL / SWAYAM / MOOC	AEC	0	0	0	<u> </u>	100	0	100
		Total		T.			17	370	230	600

SEMESTER-IV

SI. No.		Course Title		Periods			0 114	Max. Marks		
	Course Code		Category	L	Т	Р	Credits	CAM	ESM	Total
	92	Pro	oject Work							
1	P23VEW303	Project Phase - II	PA	0	0	24	12	50	50	100
		Total					12	50	50	100

^{*} Professional Elective Courses are to be selected from the list given in Annexure I # Ability Enhancement Courses are to be selected from the list given in Annexure II

** Audit Courses are to be selected from the list given in Annexure III

BS - Basic Science

HS - Humanity Science

PC - Professional Core

PE - Professional Elective

PA - Project Work

C - Common Course

AEC - Audit Course

AEC - Ability Enhancement Course

Credit Distribution

Semester- I	Semester - II	Semester - III	Semester - IV	Total
21	22	17	12	72

Total number of credits required to complete M. Tech - VLSI AND Embedded Systems:

72 credits

Annexure - A

PROFESSIONAL ELECTIVE COURSES

Profes	sional Elective	-I (Offered in Semester I)			
SI. No.		Course Title			
1	P23VEE101	Principles of ASIC Design			
2	P23VEE102	VLSI Architecture			
3	P23VEE103	Physical Design of VLSI			
4	P23VEE104	Real Time Systems			
5	P23VEE105	Analog IC Design			
Profes		- II (Offered in Semester II)			
SI. No	Course Code	Course Title			
1	P23VEEC01	Design of Analog and Mixed VLSI Circuits			
2	P23VEEC02	Internet of Things and its Implementation			
3	P23VEE206	Modeling and Synthesis with Verilog HDL			
4	P23VEE207	Advanced Embedded System			
5	P23VEE208	Distributed Embedded Computing			
Profes		-III (Offered in Semester II)			
SI. No	Course Code	Course Title			
1	P23VEEC03	System-on-Chip Design			
2	P23VEE309	DSP Processor Architecture and Programming			
3	P23VEE310	Design for Verification Using UVM			
4	P23VEE311	Testing and Fault Diagnosis of VLSI Circuits			
5	P23VEE312	Soft Computing			
Profes		-IV (Offered in Semester III)			
	Course Code	Course Title			
1	P23VEEC04	Real Time Operating System			
2	P23VEEC05	Cloud computing and Distributed System			
3	P23VEE313	VLSI Signal Processing			
4	P23VEE414	High Speed Digital Design			
5	P23VEE415	Computer Design Automation for VLSI Circuits			
Profess	sional Elective	-V (Offered in Semester III)			
	Course Code	Course Title			
1	P23VEEC06	Edge Computing			
2	P23VEE416	CAD for VLSI Circuits			
3	P23VEE217	Advanced Image Processing			
4	P23VEE218	Hardware Software Co-Design			
5	P23VEE519	Micro-Electromechanical Systems			
Profess	ional Elective-	VI (Offered in Semester III)			
	Course Code	Course Title			
1	P23VEE520	Pervasive Devices and Technology			
2	P23VEE521	Robotics and Automation			
3	P23VEE622	Semiconductor Devices and Modeling			
4	P23VEE623	VLSI for Wireless Communication			
5	P23VEE624	RISC Processor Architecture and Programming			

Annexure – B ABILITY ENHANCEMENT COURSES

S. No	Course Code	Course Title	Certified By
1	P23XXCX01	Adobe Photoshop	Adobe
2	P23XXCX02	Adobe Animate	Adobe
3	P23XXCX03	Adobe Dreamweaver	Adobe
4	P23XXCX04	Adobe After Effects .	Adobe
5	P23XXCX05	Adobe Illustrator	Adobe
6	P23XXCX06	Adobe InDesign	Adobe
7	P23XXCX07	Autodesk AutoCAD -ACU	Autodesk
8	P23XXCX08	Autodesk Inventor - ACU	Autodesk
9	P23XXCX09	Autodesk Revit - ACU	Autodesk
10	P23XXCX10	Autodesk Fusion 360 - ACU	Autodesk
11	P23XXCX11	Autodesk 3ds Max - ACU	Autodesk
12	P23XXCX12	Autodesk Maya - ACU	Autodesk
13	P23XXCX13	Cloud Security Foundations	AWS
14	P23XXCX14	Cloud Computing Architecture	AWS
15	P23XXCX15	Cloud Foundation	AWS
16	P23XXCX16	Cloud Practitioner	AWS
17	P23XXCX17	Cloud Solution Architect	AWS
18	P23XXCX18	Data Engineering	AWS
19	P23XXCX19	Machine Learning Foundation	AWS
20	P23XXCX20	Robotic Process Automation / Medical Robotics	Blue Prism
21	P23XXCX21	Advance Programming Using C	CISCO
22	P23XXCX22	Advance Programming Using C++	CISCO
23	P23XXCX23	C Programming	CISCO
24	P23XXCX24	C++ Programming	CISCO
25	P23XXCX25	CCNP Enterprise: Advanced Routing	CISCO
26	P23XXCX26	CCNP Enterprise: Core Networking	CISCO
27	P23XXCX27	Cisco Certified Network Associate - Level 2	CISCO
28	P23XXCX28	Cisco Certified Network Associate- Level 1	CISCO
29	P23XXCX29	Cisco Certified Network Associate- Level 3	CISCO
30	P23XXCX30	Fundamentals of Internet of Things	CISCO
31	P23XXCX31	Internet of Things / Solar and Smart Energy System with IoT	CISCO
32	P23XXCX32	Java Script Programming	CISCO
33	P23XXCX33	NGD Linux Essentials	CISCO
34	P23XXCX34	NGD Linux I	CISCO
35	P23XXCX35	NGD Linux II	CISCO
36	P23XXCX36	Advance Java Programming	Ethnotech
37	P23XXCX37	Android Programming / Android Medical App Development	Ethnotech
38	P23XXCX38	Angular JS	Ethnotech
39	P23XXCX39	Catia	Ethnotech
40	P23XXCX40	Communication Skills for Business	Ethnotech
41	P23XXCX41	Coral Draw	Ethnotech
42	P23XXCX42	Data Science Using R	Ethnotech

S. No	Course Code	Course Title	Certified By	
43	P23XXCX43	Digital Marketing	Ethnotech	
44	P23XXCX44	Embedded System Using C	Ethnotech	
45	P23XXCX45	Embedded System with IoT / Arduino	Ethnotech	
46	P23XXCX46	English for IT	Ethnotech	
47	P23XXCX47	Plaxis	Ethnotech	
48	P23XXCX48	Sketch Up	Ethnotech	
49	P23XXCX49	Financial Planning, Banking and Investment Management	Ethnotech	
50	P23XXCX50	Foundation of Stock Market Investing	Ethnotech	
51	P23XXCX51	Machine Learning / Machine Learning for Medical Diagnosis	Ethnotech	
52	P23XXCX52	IOT Using Python	Ethnotech	
53	P23XXCX53	Creo (Modelling & Simulation)	Ethnotech	
54	P23XXCX54	Soft Skills, Verbal, Aptitude	Ethnotech	
55	P23XXCX55	Software Testing	Ethnotech	
56	P23XXCX56	MX-Road	Ethnotech	
57	P23XXCX57	CLO 3D	Ethnotech	
58	P23XXCX58	Solid works	Ethnotech	
59	P23XXCX59	Staad Pro	Ethnotech	
60	P23XXCX60	Total Station	Ethnotech	
61	P23XXCX61	Hydraulic Automation	Festo	
62	P23XXCX62	Industrial Automation	Festo	
63	P23XXCX63	Pneumatics Automation	Festo	
64	P23XXCX64	Agile Methodologies	IBM	
65	P23XXCX65	Block Chain	IBM	
66	P23XXCX66	Devops	IBM	
67	P23XXCX67	Artificial Intelligence	ITS	
68	P23XXCX68	Cloud Computing	ITS	
69	P23XXCX69	Computational Thinking	ITS	
70	P23XXCX70	Cyber Security	ITS	
71	P23XXCX71	Data Analytics	ITS	
72	P23XXCX72	Databases	ITS	
73	P23XXCX73	Java Programming	ITS	
74	P23XXCX74	Networking	ITS	
75	P23XXCX75	Python Programming	ITS	
76	P23XXCX76	Web Application Development (HTML, CSS, JS)	ITS	
77	P23XXCX77	Network Security	ITS & Palo alto	
78	P23XXCX78	MATLAB	MathWorks	
79	P23XXCX79	Azure Fundamentals	Microsoft	
30	P23XXCX80	Azure AI (AI-900)	Microsoft	
31	P23XXCX81	Azure Data (DP -900)	Microsoft	
32	P23XXCX82	Microsoft 365 Fundamentals (SS-900)	Microsoft	
33	P23XXCX83	Microsoft Security, Compliance and Identity (SC-900)	Microsoft	
34	P23XXCX84	Microsoft Power Platform (PI-900)	Microsoft	
35	P23XXCX85	Microsoft Dynamics Fundamentals 365 – CRM	Microsoft	
36		Microsoft Excel	Microsoft	
37		Microsoft Excel Expert	Microsoft	

S. No	Course Code	Course Code Course Title	
88	P23XXCX88	Securities Market Foundation	NISM
89	P23XXCX89	Derivatives Equinity	NISM
90	P23XXCX90	Research Analyst	NISM
91	P23XXCX91	Portfolio Management Services	NISM
92	P23XXCX92	Cyber Security	Palo alto
93	P23XXCX93	Cloud Security	Palo alto
94	P23XXCX94	PMI – Ready	PMI
95	P23XXCX95	Tally – GST & TDS	Tally
96	P23XXCX96	Advance Tally	Tally
97	P23XXCX97	Associate Artist	Unity
98	P23XXCX98	Certified Unity Programming	Unity
99	P23XXCX99	VR Development	Unity

^{*}Any one course to be selected from the list

Annexure - C

AUDIT COURSES

SI. No.	Course Code	Course Title
1	P23ACTX01	English for Research Paper Writing
2	P23ACTX02	Disaster Management
3	P23ACTX03	Sanskrit for Technical Knowledge
4	P23ACTX04	Value Education
5	P23ACTX05	Constitution of India
6	P23ACTX06	Pedagogy Studies
7	P23ACTX07	Stress Management by Yoga
8	P23ACTX08	Personality Development Through Life Enlightenment Skills
9	P23ACTX09	Unnat Bharat Abhiyan

ANNEXURES - 2 (B) UPDATED SYLLABUS

M.Tech - VLSI and Embedded Systems

Professional Core Course

Semester	Course Code	Course Title
	P23VET101	Electronic Design Automation Tools
	P23VETC02	Embedded Processors

Elective Course

Semester	Course Code	Course Title
at in IT is o	P23VEE105	Analog IC Design
11	P23VEE310	Design for Verification Using UVM
	P23VEE311	Testing and Fault Diagnosis of VLSI Circuits

Department		ECE	Progra	amme: N	И.Tech.	- VLSI 8	k ES		
Semester		1			ory: PC		Semest	er Exam TE	Туре:
Course		P23VET101	Pe	riods/W	eek	Credit	·	kimum M	arks
Code			L	Т	Р	С	CAM	ESE	TM
Course Name	Elec	tronic Design Automation Tools	3	0	0	3	40	60	100
Prerequisite	VER	ILOG, VHDL							
		mpletion of the course, the						BT Ma (Highest	
	CO1	Understand Functional desi	gn and	verificat	ion mod	els.		3	•••••
Course	CO2	Synthesize circuits using HI	DL code	es.				3	
Outcome	CO3	Design circuits, IC design flo	ow usin	g PSPIC	CE tool,			3	
	CO4	Design Mixed signal design	flow for	rintegra	ted circu	iit desia	n.	3	
	CO5	Implement Microelectronics Automation (EDA) tools.						4	
Unit-I		lation Using HDL						Period	s· 9
Simulation-	Гуреѕ	of Simulation, Logic System	ns, Wor	king of	Logic Si	mulatio	n, Cell	Models	СО
Transistor-L	eis, S	State Timing Analysis, Fo	ormal \	Verificat	ion, Sw	ritch-Lev	el Sin	nulation,	1
Unit-II		nesis Using HDL					7	Period	
Verilog and	Logic S	Synthesis, VHDL and Logic	Synthes	is. Men	nory Syn	thesis I	SM SV	nthesis	T
Memory Syr	ıtnesis	, Performance-Driven Synth ulation and Synthesis: Mode	esis.				OW Oy	Titricolo,	CO 2
Unit-III	Circu	it Design and Simulation l	Jsing P	SPICE				Periods	s: 9
Pspice Mode Building Bloc	els for cks, De	Transistors, A/D & D/A Sam esign and Analysis of Analog	ple and and D	Hold Cigital Cir	Circuits e	tc., and	Digital ICE.	System	CO 3
Unit-IV	An O	verview of Mixed Signal VI	SI Des	ian				Periods	
Understandi	ils of a	Analog and Digital Simulatideling, Integration to CAD E	tion, Mi	ixed Sig ents.	gnal Sim	ulator	Configu	ırations,	CO 4
Unit-V	Instru	ictional Activity					603	Periods	3: 9
An Overview PCB, Introdu	v of Hi	igh-Speed PCB Design, De o OrCAD PCB Design Tools	sign E	ntry, Sir	mulation	and La	yout T	ools for	CO 5
Lecture Per	riods: 4	15 Tutorial Periods: -	Pra	actical P	eriods: -		Total	Periods:	
extbooks			a de						
J.Bhas	skar, "A	A Verilog Primer", BSP, 2003 A Verilog HDL Synthesis", BS D, "SPICE FOR Circuits an	SP. 200	3. ronicsU	sing PSF	PICE", (2/E) (19	992) Prer	ntice
eference Bo	oks								
1. M.J.S. 2. J.Bhas	SMITH kar, "A	I, "Application-Specific Integ A VHDL Synthesis Primer", E	grated (Circuits" 03.	,(1997).	Addisor	n Wesle	y.	14
leb Reference	es								
1. https:// 2. https://	nptel.a	ac.in/courses/106105083 courses.swayam2.ac.in/aic2	0 0050	Inrovie					
3. https://	www.b	techguru.com/coursesnpte	elele	ctronic-	v design-aı	utomatio	on-vide	o-lecture	cse-
4. https://	cosmo	learning.org/courses/electro demy.com/course/fpga-emb	nic-des	ign-auto	mation-	544/			

* TE – Theory Exam, LE – Lab Exam



COs/POs/PSOs Mapping

		Progr	ram Out	comes	(POs)		Program S	pecific Outcon	nes (PSOs)
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	2	2	1	2		1	3	2	
2	2	2	1	2	of all	1	3	2	
3	2	2	1	2		1	3	2	
4	2	2	1	2		1	3	2	
5	2	2	1	2	2	1	3	2	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

	Contin	uous Asse	End Semester	Total			
07.1			Assignment*	Attendance	Examination (ESE) Marks	Marks	
10	2	15	10	5	60	100	
	11	10 CAT	AT CAT Model 2 Exam 10 15	Assignment*	Assignment' Attendance	2 Exam Assignment Attendance (ESE) Marks	

**Assignment to be given from Unit-5

4

Department	ECE	Program	mme: M.	Tech. V	LSI & E	S		
Semester	II.		Catego				r Exam 1	Гуре:
Course Code	P23VETC02	Periods	/Week		Credit	Maxim	ium Marl	<s< td=""></s<>
		L	Т	Р	С	CAM	ESE	TM
Course Name		3	0	0	3	40	60	100
	(Common to M.Tech	ECE an	d M.Tec	h – VLS	1 & ES)			
Prerequisite	Microcontroller							
	On completion of the course						BT Ma (Highes	
	CO1 Analyze the architecture	s of diffe	erent Em	bedded	Process	ors	3	3
Course Outcome	CO2 Identify an appropriate o communication	n chip p	eriphera	ls for se	rial and	parallel	2	2
	CO3 Examine the functions of	f ARM p	rocesso	rs			3	3
	CO4 Develop real time application	ations us	sing ARI	M proces	eeore		3	
	CO5 Develop a firmware for e	mhedde	d applie	ations	33013		3	
	povered a minimare for e	inbedde	и аррію	alions] 3	
Unit-I	Introduction to Embedded	Process	ore				D:-	I 0
Introduction to	embedded processors- Con			mann a	rchitocti	ro and	Period	15: 9
Memory Interac Unit-II Memory - Inter modules - Cap USART - SPI acquisition.	nd Cache memory, SOC Metion, SOC Standard Buses Embedded Processors on Chrupts - I/O Ports-Timers & Reputure Mode - Compare Mode interface - I2C interface, An	nip Perip eal Time -PWM N	oherals Clock Mode -	(RTC), Serial o	Watch c	log time	Periods er - CCF	: 9
Unit-III	ARM Processor						Period	s: 9
Architecture of	ARM Controller – Registers, F	Pipeline	organiza	ation 3	stage &	5 stage	, Thumb]
mode of operat	tion - D/A and A/D converter, lock, Temperature sensing, Li	sensors	. actuate	ors and	their int	erfacino	- Case	
Unit-IV	Real World Interfacing Usin	a ARM	Process	or		I	Period	e · 0
Interfacing the nterrupt (VIC), generation.	peripherals to LPC2148: GS EEPROM using I2C, SD card	M and	GPS us	ing LIA	RT, on-o	chip AD	Cucina	T
Unit-V	ARM Cortex Processors						Periods	s: 9
embedded syste eatures and ar embedded syste	ARM CORTEX series, improve em design. CORTEX A, CORT oplications, need of operating em, Firmware development fo eatures and comparison	EX M, (CORTEX in deve	(R prod elopina	cessors s	series, v	ages for ersions,	CO5
Lecture Perio	ods: 45 Tutorial Periods: -	Pra	ctical Pe	eriods:		Total F	Periods:	45
Textbooks								
2. Lyla B. I	d and T. Givargis, "Embedd tion", Wiley India Pvt. Ltd., 200 Das, "Architecture, Programmi M", Cengage, 1st Edition, 2017.	2. ng and I						

6th BoS Meeting for PG and PhD Programmes

do.

Reference Books

- Andrew Sloss, Dominic Symes, Chris Wright, "ARM System Developer's Guide Designing and Optimizing System Software", ELSEVIER
- 2. Joseph Yiu, "The Definitive Guide to the ARM Cortex-M", Newness, ELSEVIER
- Embedded Systems: Real-Time Interfacing to ARM Cortex-M Microcontrollers, 2014, Jonathan W Valvano CreateSpace publications ISBN: 978-1463590154.

Web References

- 1. LPC 214x User manual (UM10139): www.nxp.com
- 2. LPC 17xx User manual (UM10360): www.nxp.com
- 3. ARM architecture reference manual: www.arm.com
- 4. http://processors.wiki.ti.com/index.php/HandsOn_Training_for_TI_Embedded_Processors
- 5. http://processors.wiki.ti.com/index.php/MCU_Day_Internet_of_Things_2013_Workshop

COs/POs/PSOs Mapping

	bei z s	Progi	ram Out	comes	(POs)		Program Specific Outcomes (PSOs)			
COs	P01	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	3	3	3	3	3	. <u></u> (3	2		
2	3	3	3	3	3		3	2		
3	3	3	3	3	3		3	2		
4	3	3	3	3	3	- 1	3	2		
5	3	3	3	3	3		3	2		

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

The Invested		Contin	uous Ass	End Semester	Total			
Assessment	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Marks	
Marks	10		15	10	5	60	100	

**Assignment to be given from Unit-5



Department			ECE	Progra	amme: I	M.Tech. ∖	/LSI &	ES					
Semester			First	Cours	e Cate PE	gory Code	e: *E		mester E /pe: TE	Exam			
Course		Daa	VEE105	Pe	riods/V	Veek	Credit		ximum N	/larks			
Code		FZ3	VEE 105	L L	Т	P	С	CAM	ESE	TM			
Course Name		Analog	IC Design	3	0	0	3	40	60	100			
Prerequisite		Ba	asic Electrical Ci	rcuits, Sig	nals an	d System	s, Anal	og Circ	uits				
			of the course,						***************************************	apping st Level			
	CO1	Design a	implifiers to mee	et user spe	cificatio	ons			K	(3			
Course	CO2	CO2 Analyze the frequency and noise performance of amplifiers											
Outcome	CO3												
	CO4												
	CO5		and analyze cur			current si	nks wit	h MOS		4			
Unit- I	Sina	le Stage	Amplifiers						Period	40.0			
Basic MOS differential a active load	physion physio	cs and eder with act	quivalent circuits ive load, Casco rential and Casco dissipation, volta	ode and F code Amp	olded lifiers –	Cascode to meet	config specifie	uration	llower,	cO1			
Unit- II	High	Frequen	cy and Noise C	haracteris	riign ga	aın amplifi	er stru	ctures.	Davis	J 0			
	asso	ciation of	poles with node	s frequer	ICV resi	nonse of (as co	and S	Period	15: 9			
noise in Sing	ascode gle Sta	e and Dif ige amplif	ferential Amplifi ers, noise in Dif	er stages ferential A	, statis mplifier	tical char s.	acteris	tics of	noise,	CO2			
Unit- III	Feed	back And	Single Stage (Operation	al Amp	lifiers			Period	ls: 9			
operational a	amplifi	er perform	ative feedback on the feet of	rs, single s	stage O	p Amps. t	wo-sta	ge On	Amns	CO3			
Unit- IV	Stabi	ility And I	requency Com	pensatio	n of Tw	vo Stage	Amplif	ier	Period	ls: 9			
Stage And	Two S Using on, An	tage Op A Cascode id Compe	Amp – Two Stag Second Stage, nsation Of Two	e Op Amp Multiple	Single System	Stage Cl	MOS C	S as S	Hency	CO4			
Unit- V		lgap Refe							Period	s: 9			
cascode cur independent generation, c	rent s biasi constar	ource, de ng, temp nt-gm bias		ving cascondent refe	ode sin erences	nk, curren , PTAT	t ampl	ifiers. s	vlague	CO5			
Lecture Pe	riods:	45 Tu	torial Periods:	- Pra	ctical F	Periods: -		Total	Periods	: 45			
2010.			Circuit Design, Analog Design E				iley IEI	EE Pre	ss, 3 rd Ed	dition,			
eference Bo	oks	,		_oonday	Opinig	,51, 2000.							
 Grebe Phillip 2ndEdit 	ne, "Bi E.Allei tion, 20	ipolar and n, Dougla 002.	n of Analog Cm Mos Analog Inte s R .Holberg, "C n/vlsi/courses/ee	egrated Ci mos Analo	rcuit De og Circu	esign", Joh	in Wile	v & Sor	s. Inc. 2	2003. ess,			

 6^{th} BoS Meeting for PG and PhD Programmes

1.2.86

Web References

- 1. https://archive.nptel.ac.in/courses/117/106/117106030/
- 2. https://onlinecourses.nptel.ac.in/noc22_ee15/preview
- 3. https://onlinecourses.nptel.ac.in/noc22_ee34/preview
- 4. https://www.nptelvideos.com/course.php?id=525
- 5. https://www.udemy.com/topic/analog-circuits/

COs/POs/PSOs Mapping

COs		Prog	ıram Out	comes (POs)		Program Specific Outcomes (PSOs)			
	P01	PO2	PO3	PO4	PO5	P06	PSO1	PSO2	PSO3	
1	2		1000	2			1_			
2	2			2	- 1 1 ⁻	-	1	1,-17		
3	2	-		2			1			
4	2		-	2			1	7 11 <u>-</u> 11		
5	2			2	2		1		Santi Lini	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment	2	Contin	uous Asse	(CAM)	End Semester	Tatal	
	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Total Marks
Marks	10		15	10	5	60	100

**Assignment to be given from Unit-5

My.

Department		ECE	Progr	amme:	M.Tecl	n. VLSI	& ES		
Semester		IL vignaoria		ourse Ca Code:	ategory	***************************************	nd Sei	mester /pe: TE	
Course		P23VEE310	Per	iods/W	eek	Credit		kimum N	
Code			L	Т	Р	С	CAM	ESE	TM
Course Name	D	esign for Verification Using UVM	3	0	0	3	40	60	100
Prerequisite	Nil								
		ompletion of the course, the s						BT Ma (Highes	apping st Leve
	CO1	Understand the basic concepts	of two	method	dologies	s UVM			2
Course Outcome	CO2	Build actual verification compo	nents.					K	3
Outcome	CO3	Generate the register layer clas	sses.					K	3
	CO4	Code testbenches using UVM.						K	3
	CO5	Understand advanced peripher	al bus t	estbend	ches.			K	
Unit-I		oduction						Period	ds: 9
Level Model 2.0 Impleme	ing (i	rpical UVM Testbench Architec LM) -Overview- TLM, TLM-1, a n	ture- Th nd TLM	ne UVM I-2.0 -TI	Class LM-1 In	Library- nplemen	Transa tation-	ction- TLM-	CO1
Unit-II	Deve	eloping Reusable Verification	Comp	onents				Period	le• 9
Modeling Da	ita Ite	ms for Generation - Transaction	n-l evel	Compo	nonte	Creatir	ng the I	D-1 I	
Instantiating Scenario Cre	Com	quencer - Connecting the Drive ponents- Creating the Agent -Managing of Test-Implementin	er and S	Sequen	cer -Cr	eating t	ha Mar	aitar	CO2
Unit-III	UVM	Using Verification Compone	nts					Period	s: 9
Classes -Verification Creating M Scoreboards	Compleaning	evel Environment- Instantiating conent Configuration - Creating gful Tests- Virtual Sequence ementing a Coverage Model	ng and ces- C	Selecti	na a I	Isar-Dat	ined T	Test	СОЗ
Unit-IV	UVM	Using the Register Layer Cla	sses					Period	s: 9
Field Values	Pre-l	r Layer Classes - Back-Door a Verification Environment- In Defined Sequences	Access tegratin	-Specia g a Reg	al Regi gister M	isters -II /lodel- R	ntegrat andom	ing a nizing	CO4
Jnit-V	Assig	gnment in Testbenches						Period	s: 9
ngerit and Ei	IV, CI	Protocol, Test bench Archite eating Sequences, Building Tes	ecture, st, Desig	Driver gn and	and S Testing	equence of Top I	er, Mo Module	nitor,	CO5
Lecture Per	iods:	45 Tutorial Periods: -	Prac	tical Pe	riods:	-	Total P	eriods	: 09
xtbooks	/N / D								
2. Chris S	pear, ich L	imer, An Introduction to the U Greg Tumbush," System Verilo anguage Features"3rd edition,	g for V						
 Rosenb Verification Rosenb 	erg, S tion M erg, S	Sharon, and Meade, Kathleen. <i>F</i> lethodology (UVM) Second Edit Sharon, and Meade, Kathleen A lethodology (UVM). United Stat	ion. Un . A Prac	ited Kin ctical Gu	gdom, uide to	Lulu.cor	n, 2012	2. niversa	I

 6^{th} BoS Meeting for PG and PhD Programmes

S May

Web References

- 1. https://www.chipverify.com/uvm/uvm-tutorial
- 2. https://verificationguide.com/uvm/uvm-testbench-architecture/
- 3. https://www.udemy.com/course/learn-ovm-uvm/
- 4. https://cse.iitpkd.ac.in/courses/cs5626-PreSilicon-Design-Verification-using-Formal-Property-Verification/
- 5. https://www.cadence.com/en_US/home/training/all-courses/82143.html

COs/POs/PSOs Mapping

COs		Prog	ram Out	comes (POs)		Program Specific Outcomes (PSOs)			
	P01	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3	
1	1		1.	1	2		1			
2	1		1	1	2		1	SMITT -		
3	1 1	n Bud	1	1	2	21 233 vi	1	Mest <u>a</u> nte e	CF(81.479)	
4	1		1	1	2	1	1	m 12 - 13 T		
5	1	-	1	1	2	1	1		1.200	

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

Assessment		Contin	uous Ass	essment Marks	(CAM)	End Semester	
	CAT 1	CAT 2	Model Exam	Assignment*	Attendance	Examination (ESE) Marks	Total Marks
Marks	10		15	10	5	60	100

**Assignment to be given from Unit-5



^{*} TE – Theory Exam, LE – Lab Exam

	VLSI & Embedded systems							
Semester		Course Category Code: *End Semester Exa PC Type: TE						xam
Course Code	P23VEE314	Per	riods/W	eek	Credit	Max	ximum Mark	
		L	Т	Р	С	CAM	ESE	T۱
Course Name	Testing and Fault Diagnosis of VLSI Circuits	3	0	0	3	40	60	10
Prerequisite	To understand the process of test g	enerati	on, DF7	archite	ecture a	nd fault	diagnos	is
	On completion of the course, the						BT Ma (Highest	ppin
	CO1 Interpret the different types of	fault m	odels				K2	
Course	CO2 Generate test patterns to dete	ect the f	fault in d	combina	ational c	ircuits	K3	
Outcome	CO3 Generate test patterns to dete						K3	
	CO4 Design a circuit for testability			1	0 04		K3	
	CO5 Infer the different measures of	f syster	n diagn	osable		n up	K2	
Unit-l	Fault Modeling and Simulation						Period	ls: 9
stuck at fault-l	and faults- Functional versus stru Modeling circuits for simulation- Alg tion- Statistical methods for fault sin	orithms	s for tru	₋evels e-value	of fault simula	models tion- Al	s- Single gorithms	СО
Unit-II	Test Generation of Combination	al Circ	uits				Period	ls: 9
Algorithms an Combinational	d representation- Redundancy id ATPG algorithm-D-algorithm-PC	entifica	tion- T	esting	as a g	lobal p	oroblem-	
ompaction.	ATPG algorithm-D-algorithm-PC	י-ואום טל	-AN-Te	st ger	neration	Syste	ms-Test	CO
Unit-III	Test Generation of Sequential C	ircuits					Period	s: 9
TPG for sing	le clock synchronous circuits- Time	i rcuits -Frame	expan	sion me	ethod-Si	mulatio	Period n based	s: 9
	le clock synchronous circuits- Time	ircuits -Frame	expan	sion me	ethod-Si	mulatio	Period n based	
TPG for sing	le clock synchronous circuits- Time	ircuits -Frame	expan	sion me	ethod-Si	mulatio	n based	co
ATPG for sing equential circular circular tunit-IV	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique	-Frame	trollabili	tv and	ohsenva	bility by	n based Period	CO: s: 9
TPG for sing equential circles Unit-IV Testability —Adf scan registe	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla	-Frame	trollabili	tv and	ohsenva	bility by	n based Period	CO: s: 9
TPG for sing equential circ Unit-IV estability —Ad f scan registe evel DFT appr	le clock synchronous circuits- Time uit. Design For Testability IHoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards	-Frame	trollabili	tv and	ohsenva	bility by	Period means system	CO: s: 9 CO:
TPG for sing equential circ Unit-IV estability —Ad f scan registe evel DFT appr Unit-V	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis	-Frame es- Con essical s	trollabili	ty and signs- I	observa Board le	bility by	Period means system	CO s: 9
Unit-IV Testability —Adf scan registe evel DFT apprunit-V Tasic conceptsiagnosis for designed and designosis for designed and designosis for designed and designosis for	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert systems	-Frame es- Contact size in testing ems fo	trollabili scan de	ty and signs- I	observa Board le	bility by	Period means system Period	CO s: 9 CO s: 9
Unit-IV estability —Adf scan registe evel DFT apprunit-V asic conceptsiagnosis for diagnostic reasile.	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert systems on the second of the combination	-Frame	trollabili scan de - Diagr r diagn	ty and signs- I nosis b osis -	observa Board le y UUT Effect c	bility by	Period means system Period	CO s: 9 CO s: 9
TPG for sing equential circles unit-IV estability —Adf scan register evel DFT apprunit-Versic concepts iagnosis for exignostic reast Lecture Per	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert systems on the second of the combination of the second of the combination of the combination of the second of the combination of the com	-Frame	trollabili scan de	ty and signs- I nosis b osis -	observa Board le y UUT Effect c	bility by vel and reduction	Period means system Period	co: s: 9 co:
Unit-IV estability —Adf scan registe evel DFT appropriate Unit-V asic concepts agnostic reasing Lecture Perextbooks	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system iods: 45 Tutorial Periods: -	-Frame ss- Consissical stesting ems four prace	trollabili scan de - Diagr r diagn	ty and signs- I	observa Board le y UUT Effect c	bility by vel and reduction reduction	Period means system Period on-Fault analysis- Periods:	CO4 s: 9 CO4 s: 9
Unit-IV estability —Adf scan registe evel DFT appropriate to concepts iagnostic reast Lecture Perextbooks 1. Bushne	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the system of the second of the system of t	-Frame s- Consissical s testing ems for vior Prace	trollabili scan de - Diagr r diagn	ty and signs- I	observa Board le y UUT Effect c	bility by vel and reduction ause a Total F	Period means system Period on-Fault analysis- Periods:	CO S: 9 CO 45
Unit-IV Testability —Adf scan registe evel DFT apprunit-V Tasic conceptiagnosis for diagnostic reast Lecture Perextbooks 1. Bushner Mixed- 2. Liu, Ru	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert systematics and behaviors: - Ell M.L. and Agrawal V.D., "Essential Signal VLSI Circuits", Kluwer Acade ey-wen. Testing and Diagnosis of A	-Frame s- Confussical s testing ems fo vior Prac	trollabili scan de - Diagr r diagn ctical Pe	ty and signs- I nosis boosis - eriods:	observa Board le y UUT Effect c	bility by vel and reduction ause a Total Figital, Me 2005	Period means system Period on-Fault inalysis- Periods:	CO S: 9 CO 45
Unit-IV Testability —Adf scan registe evel DFT apprunit-V Tasic conceptiagnosis for diagnostic reast Lecture Perextbooks 1. Bushner Mixed- 2. Liu, Ru Springer	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system iods: 45 Tutorial Periods: - Ell M.L. and Agrawal V.D., "Essential Signal VLSI Circuits", Kluwer Acade ey-wen. Testing and Diagnosis of Aler US, 2012.	-Frame s- Confussical s testing ems fo vior Prac	trollabili scan de - Diagr r diagn ctical Pe	ty and signs- I nosis boosis - eriods:	observa Board le y UUT Effect c	bility by vel and reduction ause a Total Figital, Me 2005	Period means system Period on-Fault inalysis- Periods:	CO S: 9 CO 45
Unit-IV estability —Adf scan registe evel DFT apprunit-V easic conceptsiagnosis for objective Perextbooks 1. Bushne Mixed- 2. Liu, Ru Springe	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the system of t	testing ems fo vior Practiles of Element Punalog Communications of the communication of the c	trollabiliscan de Diagr diagn tical Pe ectronic ablishers	ty and signs- I nosis bosis - eriods: Testings, 2nd Fand Sys	observa Board le y UUT Effect o	bility by vel and reduction ause a Total Finital, Me 2005.	Period means system Period nn-Fault nnalysis- emory an	CO45 CO45
TPG for sing equential circle with the equential concepts and the equential concepts and the equential concepts are extended and the equential concepts and the equential concepts are extended and the equential circle with the equentia	le clock synchronous circuits- Time uit. Design For Testability IHoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the soning based on structure and behaviods: 45 Tutorial Periods: - Ell M.L. and Agrawal V.D., "Essential Signal VLSI Circuits", Kluwer Acade ey-wen. Testing and Diagnosis of Aler US, 2012. Doks Divici, M., Breuer, M.A and Friedman.	testing ems fo vior Prace Is of Element Punalog Company Compan	trollabiliscan de Diagr diagn tical Pe ectronic ablishers	ty and signs- I nosis bosis - eriods: Testings, 2nd Fand Sys	observa Board le y UUT Effect o	bility by vel and reduction ause a Total Finital, Me 2005.	Period means system Period nn-Fault nnalysis- emory an	CO4 s: 9 CO4 s: 9 CO8
TPG for sing equential circle equential circle equential circle equential circle equential circle equential equentia	le clock synchronous circuits- Time uit. Design For Testability IHoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the second of	testing ems fo vior Prace Is of Element Punalog Company Compan	trollabiliscan de la biagnar diagnar d	ty and signs- I nosis bosis - eriods: Testings, 2nd Fand System System	observa Board le y UUT Effect of g for Dig Printing, stems. U	bility by vel and reduction ause a Total Finital, Me 2005. United Sestable ciples a	Period means system Period on-Fault malysis- emory an states, Design"	CO45 CO45
TPG for sing equential circle equential circle equential circle equential circle equential circle equential equentia	le clock synchronous circuits- Time uit. Design For Testability IHoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the soning based on structure and behaviods: 45 Tutorial Periods: - Ell M.L. and Agrawal V.D., "Essential Signal VLSI Circuits", Kluwer Acade ey-wen. Testing and Diagnosis of Aler US, 2012. Discoult of the seriod of the s	testing ems fo vior Prace Is of Element Punalog Company Compan	trollabiliscan de la biagnar diagnar d	ty and signs- I nosis bosis - eriods: Testings, 2nd Fand System System	observa Board le y UUT Effect of g for Dig Printing, stems. U	bility by vel and reduction ause a Total Finital, Me 2005. United Sestable ciples a	Period means system Period on-Fault malysis- emory an states, Design"	CO45 CO45
Unit-IV estability —Ad f scan registe evel DFT appr Unit-V asic concepts iagnostic reas Lecture Per extbooks 1. Bushne Mixed- 2. Liu, Ru Springe eference Boo 1. Abramo Jaico P 2. Laung- Architee //eb Reference	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the second of t	testing ems fo vior Prace ls of Elemic Punalog Control (2012). dogingwan Kauf	trollabiliscan de - Diagrama diagna ctical Posectronical dishers Circuits and diagnal dishers Circuits and diagnal dishers The diagnal dishers The diagnal diagnal dishers The diagnal diagnal dishers The diagnal diagnal dishers The diagnal diagnal diagnal diagnal dishers The diagnal dia	ty and signs- I nosis bosis - eriods: Testings, 2nd Fand System System	observa Board le y UUT Effect of g for Dig Printing, stems. U	bility by vel and reduction ause a Total Finital, Me 2005. United Sestable ciples a	Period means system Period on-Fault malysis- emory an states, Design"	CO4 s: 9 CO4 s: 9 CO8
Unit-IV estability —Ad f scan registe evel DFT appr Unit-V asic concepts iagnostic reas Lecture Per extbooks 1. Bushne Mixed- 2. Liu, Ru Springe eference Boo 1. Abramo Jaico P 2. Laung Architee (eb Reference 1. https://o	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the combinational circuits on the combination of the combin	testing ems fo vior Prace ls of Elemic Punalog Control (2012). dogingwan Kauf	trollabiliscan de - Diagrama diagna ctical Posectronical dishers Circuits and diagnal dishers Circuits and diagnal dishers The diagnal dishers The diagnal diagnal dishers The diagnal diagnal dishers The diagnal diagnal dishers The diagnal diagnal diagnal diagnal dishers The diagnal dia	ty and signs- I nosis bosis - eriods: Testings, 2nd Fand System System	observa Board le y UUT Effect of g for Dig Printing, stems. U	bility by vel and reduction ause a Total Finital, Me 2005. United Sestable ciples a	Period means system Period on-Fault malysis- emory an states, Design"	CO4 s: 9 CO4 s: 9 CO8
Unit-IV estability —Ad f scan registe evel DFT appr Unit-V asic concepts iagnostic reas Lecture Per extbooks 1. Bushne Mixed- 2. Liu, Ru Springe eference Boo 1. Abramo Jaico P 2. Laung - Architec (eb Reference 1. https://c 2. https://c	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the system of t	testing ems fo vior Practiles of Element Punalog Control (2012). Region of the control (2012) and Kauf (2014) and Kauf (2015) and Kauf (2016)	trollabiliscan de Diagr r diagn ctical Pe ectronic iblishers Circuits "Digital ven, "VL fmann F	ty and signs- I nosis bosis - eriods: Testings, 2nd Fand System System	observa Board le y UUT Effect of g for Dig Printing, stems. U	bility by vel and reduction ause a Total Finital, Me 2005. United Sestable ciples a	Period means system Period on-Fault malysis- emory an states, Design"	CO2 s: 9 CO4 s: 9 CO5
requential circles Unit-IV estability —Adf scan register evel DFT appropries Unit-V asic concepts agnosis for contagnostic reases Lecture Perextbooks 1. Bushner Mixed- 2. Liu, Ru Springer eference Boot 1. Abramo Jaico P 2. Laung- Architer /eb Reference 1. https://a 4. https://a 4. https://a	le clock synchronous circuits- Time uit. Design For Testability Hoc design for testability technique rs- Generic scan-based design- Cla oaches-Boundary scan standards Logic Level Diagnosis s- Fault dictionary- Guided probe combinational circuits- Expert system in the combinational circuits on the combination of the combin	testing ems fo vior Prace ls of Element Punalog Control (2012. dogingwan Kaut 106103 docurses	trollabiliscan de - Diagr r diagn ctical Pe ectronic iblishers circuits "Digital ven, "VL fmann F	ty and signs- I nosis boosis - eriods: Testings, 2nd Fand System SI Test Publishe	observa Board le y UUT Effect of - g for Dig Printing, stems. U	bility by vel and reduction ause a rotal Final, Me 2005. Juited Sestable ciples a reprint,	Period means system Period on-Fault nalysis- emory an states, Design" and 2013.	CO4 s: 9 CO4 s: 9 CO8

 6^{th} BoS Meeting for PG and PhD Programmes

COs/POs/PSOs Mapping

		Program Outcomes (POs)					Program Specific Outcom (PSOs)		
COs	PO1	PO2	PO3	PO4	PO5	PO6	PSO1	PSO2	PSO3
1	3	1	1		1		1		
2	3	2	1			16 - 25	1		12.0
3	3	2	1		-	-	1		-
4	3	2	1		2	•	1		-
5	2	1	1		-		1		1 v-1

Correlation Level: 1 - Low, 2 - Medium, 3 - High

Evaluation Method

		Contin	uous Ass	End Semester	Total Marks		
Assessment	CAT CAT Model 1 2 Exam		Assignment*	Attendance		Examination (ESE) Marks	
Marks	1	0	15	10	5	60	100

**Assignment to be given from Unit-5

M

designation interest 186	

July 1

2. A. 2. 92